

## Product Anomaly Notification (PAN)

<b>Device affected</b> (product name): nRF24LU1	<b>Device version(s) affected:</b> Build code E
<b>Date (YYYY-MM-DD):</b> 2008-02-22	<b>PAN no.:</b> PAN-008
<b>Nordic Semiconductor reference:</b> Thomas Embla Bonnerud	<b>Document version:</b> 1.0

### Summary

**Anomalies:**

1. Not possible to use PDATA external memory addressing.
2. SMISO not high impedance when SSCN is high.
3. RFCON Reset value is corrupted.

**Marking / tracing:**

Affected devices:

N	R	F		E	
2	4	L	U	1	
-	-	-	-	-	-

**Authorization for Nordic Semiconductor**

Product Manager

Date:

Sign:

Thomas E. Bonnerud

22.02.2008



## Detailed Description

<b>Anomaly #1</b>
<b>Symptoms:</b>  Not possible to use PDATA external memory addressing.
<b>Conditions:</b>  When using the “compact memory model” for variables and accessing these by MOVX @Rn instructions the correct physical memory will not respond.
<b>Consequences:</b>  Some manual speed optimization by declaring certain variables as PDATA is lost.
<b>Workaround:</b>  In the <i>compiler</i> do NOT use Compact Memory Model, only Small and Large. Make sure no variable is declared as a PDATA variable.  Do NOT use the MOVX @Rn assembly instruction.

<b>Anomaly #2</b>
<b>Symptoms:</b>  SMISO not high impedance when SSCN is high.
<b>Conditions:</b>  nRF24LU1 used as a SPI slave in a SPI multipoint bus with more than one slave.
<b>Consequences:</b>  SPI buses with more than one slave will be inefficient.
<b>Workaround:</b>  <i>Alternative 1:</i> Use an external tri-state buffer for SMISO.  <i>Alternative 2:</i> Handle SMISO tri-state control from firmware. <ol style="list-style-type: none"><li>1. Enable SCSN by clearing bits 4 and 5 in SSCONF register</li><li>2. In SPI interrupt routine<ol style="list-style-type: none"><li>a. Set PODIR.2 = 1 when SSSTAT.2 is 1</li><li>b. Set PODIR.2 = 0 when SSSTAT.1 is 1</li></ol></li></ol> Will slow down every SPI bus transaction involving the nRF24LU1. Host will have to compensate for interrupt latency before starting to clock in a command to nRF24LU1, and compensate for interrupt latency before addressing the next device after the nRF24LU1 has been used.

<b>Anomaly #3</b>
<b>Symptoms:</b>  First time setting one of the bits in SFR 0x90 RFCON, will alter the initial value of the register from 0x02 to 0xFF.
<b>Conditions:</b>  This anomaly only happens for the first bit write access to RFCON after power-on or Reset. Later accesses will not be affected and will work fine.
<b>Consequences:</b>  First time setting one bit in RFCON will set all the bits of the register.
<b>Workaround:</b>  <i>Software workaround:</i> After Reset explicitly write the default value to the register, before doing any other access to it.  Example of setting RFCE which is bit 0 of the register :  <pre>RFCON=0x02;    // set Reset value RFCE= 1;       // set the bit 0</pre>