

Ambient Light Sensor IC Series

Digital 16bit Serial Output Type Ambient Light Sensor IC





BH1750FVI No.11046EDT01

Descriptions

BH1750FVI is an digital Ambient Light Sensor IC for I^2C bus interface. This IC is the most suitable to obtain the ambient light data for adjusting LCD and Keypad backlight power of Mobile phone. It is possible to detect wide range at High resolution. (1 - 65535 lx).

Features

- 1) I²C bus Interface (f/s Mode Support)
- 2) Spectral responsibility is approximately human eye response
- 3) Illuminance to Digital Converter
- 4) Wide range and High resolution. (1 65535 lx)
- 5) Low Current by power down function
- 6) 50Hz / 60Hz Light noise reject-function
- 7) 1.8V Logic input interface
- 8) No need any external parts
- 9) Light source dependency is little. (ex. Incandescent Lamp. Fluorescent Lamp. Halogen Lamp. White LED. Sun Light)
- 10) It is possible to select 2 type of I²C slave-address.
- 11) Adjustable measurement result for influence of optical window (It is possible to detect min. 0.11 lx, max. 100000 lx by using this function.)
- 12) Small measurement variation (+/- 20%)
- 13) The influence of infrared is very small.

Applications

Mobile phone, LCD TV, NOTE PC, Portable game machine, Digital camera, Digital video camera, PDA, LCD display

Absolute Maximum Ratings

Parameter	Symbol	Ratings	Units
Supply Voltage	Vmax	4.5	V
Operating Temperature	Topr	-40~85	°C
Storage Temperature	Tstg	-40~100	°C
SDA Sink Current	Imax	7	mA
Power Dissipation	Pd	260 [*]	mW

Operating Conditions

Parameter	Symbol		Units		
Farameter	Symbol	Min.	Тур.	Max.	Units
Vcc Voltage	Vcc	2.4	3.0	3.6	V
I ² C Reference Voltage	VdVI	1.65	-	Vcc	V

●Electrical Characteristics (Vcc = 3.0V, DVI = 3.0V, Ta = 25°C, unless otherwise noted)

Parameter	Symbol	Min.	Limits Typ.	Max.	Units	Conditions
Supply Current	Icc1	_	120	190	μA	Ev = 100 lx *1
Powerdown Current	Icc2	_	0.01	1.0	μA	No input Light
Peak Wave Length	λр	_	560	_	nm	
Measurement Accuracy	S/A	0.96	1.2	1.44	times	Sensor out / Actual Ix EV = 1000 Ix **1, **2
Dark (0 lx) Sensor out	S0	0	0	3	count	H-Resolution Mode **3
H-Resolution Mode Resolution	rhr	_	1	_	lx	
L-Resolution Mode Resolution	rLR	_	4	_	lx	
H-Resolution Mode Measurement Time	tHR	_	120	180	ms	
L-Resolution Mode Measurement Time	tLR	_	16	24	ms	
Incandescent / Fluorescent Sensor out ratio	rlF	_	1	_	times	EV = 1000 lx
ADDR Input 'H' Voltage	VAH	0.7 * VCC	_	_	V	
ADDR Input 'L' Voltage	VAL	_	_	0.3 * VCC	V	
DVI Input 'L' Voltage	VDVL	_	_	0.4	V	
SCL, SDA Input 'H' Voltage 1	VIH1	0.7 * DVI	_	_	V	DVI ≧ 1.8V
SCL, SDA Input 'H' Voltage 2	VIH2	1.26	_	_	V	1.65V ≦ DVI <1.8V
SCL, SDA Input 'L' Voltage 1	VIL1	_	-	0.3 * DVI	V	DVI ≧ 1.8V
SCL, SDA Input 'L' Voltage 2	VIL2	_	_	DVI – 1.26	V	1.65V ≦ DVI < 1.8V
SCL, SDA, ADDR Input 'H' Current	Іін	_	_	10	μA	
SCL, SDA, ADDR Input 'L' Current	lıL	_	_	10	μA	
1 ² C SCL Clock Frequency	fscL	_	_	400	kHz	
I ² C Bus Free Time	tBUF	1.3	_	_	μs	
² C Hold Time (repeated) START Condition	thdsta	0.6	_	_	μs	
² C Set up time for a Repeated START Condition	tsusta	0.6	_	_	μs	
1 ² C Set up time for a Repeated STOP Condition	tsustd	0.6	_	_	μs	
² C Data Hold Time	thddat	0	_	0.9	μs	
² C Data Setup Time	tsudat	100	_	_	ns	
² C 'L' Period of the SCL Clock	tLOW	1.3	_	_	μs	
² C 'H' Period of the SCL Clock	thigh	0.6	_	_	μs	
I ² C SDA Output 'L' Voltage	Vol	0	_	0.4	V	IOL = 3 mA
V1 Mhita I FD is used as antical source	1			1		l .

^{**1} White LED is used as optical source.
**2 Measurement Accuracy typical value is possible to change '1' by "Measurement result adjustment function".
**3 Use H-resolution mode or H-resolution mode2 if dark data (less than 10 lx) is need.

● Reference Data




Fig.1 Spectral Response




Fig.4 Directional Characteristics 1




Fig.7 Measurement Accuracy Temperature Dependency




Fig.10 VCC – ICC@0 Lx (POWER DOWN)




Fig.2 Illuminance - Measurement Result 1




Fig.5 Directional Characteristics 2




Fig.8 Light Source Dependency (Fluorescent Light is set to '1')




Fig.11 Measurement Result VCC Dependency




Fig.3 Illuminance - Measuremnet Result 2




Fig.6 Dark Response




Fig.9 VCC - ICC (During measurement)






Fig.12 Measurement Result DVI Dependency

●Block Diagram



Block Diagram Descriptions

- PD
 - Photo diode with approximately human eye response.
- AMP
 - Integration-OPAMP for converting from PD current to Voltage.
- ADC
 - AD converter for obtainment Digital 16bit data.
- Logic + I²C Interface
 - Ambient Light Calculation and I²C BUS Interface. It is including below register.
 - Data Register → This is for registration of Ambient Light Data. Initial Value is "0000 0000 0000 0000".
 - Measurement Time Register → This is for registration of measurement time. Initial Value is "0100 0101".
- · osc
 - Internal Oscillator (typ. 320kHz). It is CLK for internal logic.



"Power On" Command is possible to omit.

●Instruction Set Architecture

Instruction	Opecode	Comments
Power Down	0000_0000	No active state.
Power On	0000_0001	Waiting for measurement command.
Reset	0000_0111	Reset Data register value. Reset command is not acceptable in Power Down mode.
Continuously H-Resolution Mode	0001_0000	Start measurement at 1lx resolution. Measurement Time is typically 120ms.
Continuously H-Resolution Mode2	0001_0001	Start measurement at 0.5lx resolution. Measurement Time is typically 120ms.
Continuously L-Resolution Mode	0001_0011	Start measurement at 4lx resolution. Measurement Time is typically 16ms.
One Time H-Resolution Mode	0010_0000	Start measurement at 1lx resolution. Measurement Time is typically 120ms. It is automatically set to Power Down mode after measurement.
One Time H-Resolution Mode2	0010_0001	Start measurement at 0.5lx resolution. Measurement Time is typically 120ms. It is automatically set to Power Down mode after measurement.
One Time L-Resolution Mode	0010_0011	Start measurement at 4lx resolution. Measurement Time is typically 16ms. It is automatically set to Power Down mode after measurement.
Change Measurement time (High bit)	01000_MT[7,6,5]	Change measurement time. ※ Please refer "adjust measurement result for influence of optical window."
Change Masurement time (Low bit)	011_MT[4,3,2,1,0]	Change measurement time. X Please refer "adjust measurement result for influence of optical window."

[※] Don't input the other opecode.

Measurement mode explanation

Measurement Mode	Measurement Time.	Resolurtion
H-resolution Mode2	Typ. 120ms.	0.5 lx
H-Resolution Mode	Typ. 120ms.	1 lx.
L-Resolution Mode	Typ. 16ms.	4 lx.

We recommend to use H-Resolution Mode.

Measurement time (integration time) of H-Resolution Mode is so long that some kind of noise(including in 50Hz / 60Hz noise) is rejected. And H-Resolution Mode is 1 I x resolution so that it is suitable for darkness (less than 10 Ix) H-resolution mode2 is also suitable to detect for darkness.

● Explanation of Asynchronous reset and Reset command "0000_0111"

1) Asynchronous reset

All registers are reset. It is necessary on power supply sequence. Please refer "Timing chart for VCC and DVI power supply sequence" in this page. It is power down mode during DVI = 'L'.


2) Reset command

Reset command is for only reset Illuminance data register. (reset value is '0') It is not necessary even power supply sequence. It is used for removing previous measurement result. This command is not working in power down mode, so that please set the power on mode before input this command.


●Timing chart for VCC and DVI power supply sequence

DVI is I²C bus reference voltage terminal. And it is also asynchronous reset terminal. It is necessary to set to 'L' after Vcc is supplied. In DVI 'L' term, internal state is set to Power Down mode.

1) Recommended Timing chart1 for VCC and DVI supply.



2) Timing chart2 for VCC and DVI supply. (If DVI rises within 1µs after VCC supply)



ADDR, SDA, SCL is not stable if DVI 'L' term (1us) is not given by systems.

In this case, please connect the resisters (approximately 100kOhm) to ADDR without directly connecting to VCC or GND,

because it is 3 state buffer for Internal testing.

●Measurement sequence example from "Write instruction" to "Read measurement result"

ex1) Continuously H-resolution mode (ADDR = 'L')


from Master to Slave from Slave to Master

① Send "Continuously H-resolution mode " instruction



② Wait to complete 1st H-resolution mode measurement.(max. 180ms.)

3 Read measurement result.




How to calculate when the data High Byte is "10000011" and Low Byte is "10010000" ($2^{15} + 2^9 + 2^8 + 2^7 + 2^4$) / 1.2 = 28067 [lx]

The result of continuously measurement mode is updated.(120ms.typ at H-resolution mode, 16ms.typ at L-resolution mode)

- ex2) One time L-resolution mode (ADDR = 'H')
 - ① Send "One time L-resolution mode " instruction



- 2 Wait to complete L-resolution mode measurement.(max. 24ms.)
- 3 Read measurement result



Low Byte [7:0]

How to calculate when the data High Byte is "00000001" and Low Byte is "00010000" ($2^8 + 2^4$) / 1.2 $\stackrel{.}{=}$ 227 [lx]

In one time measurement, Statement moves to power down mode after measurement completion. If updated result is need then please resend measurement instruction.

SP

Ack


Application circuit example of DVI terminal

The DVI terminal is an asynchronous reset terminal. Please note that there is a possibility that IC doesn't operate normally if the reset section is not installed after the start-up of Vcc.

(Please refer to the paragraph of "Timing chart for Vcc and DVI power supply sequence")


The description concerning SDA and the terminal SCL is omitted in this application circuit example. Please design the application the standard of the I2C bus as it finishes being satisfactory. Moreover, the description concerning the terminal ADDR is omitted. Please refer to the paragraph of "Timing chart for Vcc and DVI power supply sequence" about the terminal ADDR design.

ex 1) The control signal line such as CPU is connected.




ex 2) Reset IC is used.


1, For Reset IC of the Push-Pull type



2, For Reset IC of the Open drain output




ex 3) A different power supply is used.




※ Power supply of DVI must stand up later than power supply of VCC stand up, because it is necessary to secure reset section (1µs or more).

ex 4) LPF using CR is inserted between VCC and DVI.


This method has the possibility that the Reset section of turning on the power supply can not satisfied. cannot be satisfied. Please design the set considering the characteristic of the power supply enough.



- ◆ Notes when CR is inserted between VCC and DVI
- ※ Please note that there is a possibility that reset section (1μs) can not be satisfied because the power supply is turned on when the rise time of VCC is slow
- When VCC is turned off, the DVI voltage becomes higher than VCC voltage but IC destruction is not occred if recommended constant (R1 = 1kOhm, C1 = 1μF) is used.
- Please note that there is a possibility that Reset section (1µsec) cannot be satisfied if wait time is not enough long after turning off VCC. (It is necessary to consider DVI voltage level after turning off VCC.)



- *Please do the application design to secure Reset section 1us or more after the reclosing of the power supply.
- lacktriangle Example of designing set when CR (C = 1 μ F, R = 1 $k\Omega$) is inserted between VCC and DVI with VCC=2.8V
- ①The rise time to $0\rightarrow 2.4V$ of VCC must use the power supply of 100µs or less.
- \bigcirc Please wait 25ms or more after VCC turn off (VCC <= 0.05V), because it is necessary to secure reset section (1 μ s or more).




Please do the application design to secure Reset section 1us or more after the reclosing of the power supply.

●I²C Bus Access

1) I²C Bus Interface Timing chart

Write measurement command and Read measurement result are done by I²C Bus interface. Please refer the formally specification of I²C Bus interface, and follow the formally timing chart.



2) Slave Address

Slave Address is 2 types, it is determined by ADDR Terminal


ADDR = 'H' (ADDR
$$\geq$$
 0.7VCC) \rightarrow "1011100"
ADDR = 'L' (ADDR \leq 0.3VCC) \rightarrow "0100011"

3) Write Format

BH1750FVI is not able to accept plural command without stop condition. Please insert SP every 1 Opecode.

ST	Slave Address	R/W 0	Ack	Opecode	Ack	SP	
----	---------------	----------	-----	---------	-----	----	--

4) Read Format



Low Byte [7:0]
$$2^7 2^6 2^5 2^4 2^3 2^2 2^1 2^0$$
 Ack SP



ex)
High Byte = "1000_0011"
Low Byte = "1001_0000"
$$(2^{15} + 2^9 + 2^8 + 2^7 + 2^4) / 1.2 = 28067 [Ix]$$

* I²C BUS is trademark of Phillips Semiconductors. Please refer formality specification.

Adjust measurement result for influence of optical window. (sensor sensitivity adjusting)

BH1750FVI is possible to change sensor sensitivity. And it is possible to cancel the optical window influence (difference with / without optical window) by using this function. Adjust is done by changing measurement time. For example, when transmission rate of optical window is 50% (measurement result becomes 0.5 times if optical window is set), influence of optical window is ignored by changing sensor sensitivity from default to 2 times

Sensor sensitivity is shift by changing the value of MTreg (measurement time register). MTreg value has to set 2 times if target of sensor sensitivity is 2 times. Measurement time is also set 2 times when MTreg value is changed from default to 2 times

ex) Procedure for changing target sensor sensitivity to 2 times.

Please change Mtreg from "0100_0101" (default) to "1000_1010" (default * 2).

1) Changing High bit of MTreg

ST	Slave Address	R/W 0 Ack	01000_100	Ack	SP	
----	---------------	-----------	-----------	-----	----	--

2) Changing Low bit of MTreg

ST	Slave Address	R/W 0	Ack	011_01010	Ack	SP
----	---------------	----------	-----	-----------	-----	----

3) Input Measurement Command

ST	Slave Address	R/W 0	Ack	0001_0000	Ack	SP	

^{*} This example is High Resolution mode, but it accepts the other measurement.

4) After about 240ms, measurement result is registered to Data Register. (High Resolution mode is typically 120ms, but measurement time is set twice.)

The below table is seeing the changable range of MTreg.

		Min.	Тур.	Max.
	hinany	0001_1111	0100_0101	1111_1110
changeable	binary	(sensitivity : default * 0.45)	default	(sensitivity : default * 3.68)
range of MTreg	decimal	31	69	254
	decimal	(sensitivity : default * 0.45)	default	(sensitivity : default * 3.68)

It is possilbe to detect 0.23lx by using this function at H-resolution mode. And it is possilbe to detect 0.11lx by using this function at H-resolution mode2.

The below formula is to calculate illuminance per 1 count.

H-reslution mode : Illuminance per 1 count (Ix / count) = 1 / 1.2 *(69 / X) H-reslution mode2 : Illuminance per 1 count (Ix / count) = 1 / 1.2 *(69 / X) / 2

1.2 : Measurement accuracy69 : Default value of MTreg (dec)

X: MTreg value

The below table is seeing the detail of resolution.

Mtreg の値	lx / count at H-resolutin mode	lx / count at H-resolution mode2
0001_1111	1.85	0.93
0100_0101	0.83	0.42
1111_1110	0.23	0.11

●H-Resolution Mode2

H-resolution mode2 is 0.5lx (typ.) resolution mode. It is suitable if under less than 10 lx measure ment data is necessary. This measurement mode supports "Adjust measurement result for influence of optical window". Please refer it. It is possible to detect min. 0.11 lx by using H-resolution mode2.

O Instruction set architecture for H-resolution mode2

Instruction	Opecode	Comments
Continuously II Decolution Made?	0004 0004	Start measurement at 0.5lx resolution.
Continuously H-Resolution Mode2	0001_0001	Measurement Time is typically 120ms.
		Start measurement at 0.5lx resolution.
One Time H-Resolution Mode2	0010_0001	Measurement Time is typically 120ms.
		It is automatically set to Power Down mode after measurement.

ex) Continuously H-resolution mode2 (ADDR = 'L')

	from Master to Slave		from Slave to Master
--	----------------------	--	----------------------

① Send "Continuously H-resolution mode2 " instruction

ST	0100011	0	Ack	00010001	Ack	SP	
----	---------	---	-----	----------	-----	----	--

- 2 Wait to complete 1st H-resolution mode2 measurement.(max. 180ms.)
- 3 Read measurement result.



How to calculate when the data High Byte is "00000000" and Low Byte is "00010010"


$$(2^3+2^0)/1.2 = 7.5[lx]$$


●Terminal Description

е	erminal Description									
	PIN No.	Terminal Name	Equivalent Circuit	Function						
	1	VCC		Power Supply Terminal						
	2	ADDR	VCC VCC	I ² C Slave-address Terminal ADDR = 'H' (ADDR \ge 0.7Vcc) "1011100" ADDR = 'L' (ADDR \le 0.3Vcc) "0100011" ADDR Terminal is designed as 3 state buffer for internal test. So that please take care of Vcc and DVI supply procedure.Please see P6.						
	3	GND		GND Terminal						
	4	SDA		I ² C bus Interface SDA Terminal						
	5	DVI	150kΩ ————————————————————————————————————	SDA, SCL Reference Voltage Terminal And DVI Terminal is also asynchronous Reset for internal registers. So that please set to 'L' (at least 1µs, DVI <= 0.4V) after Vcc is supplied. BH1750FVI is pulled down by 150kOhm while DVI = 'L'.						
	6	SCL		I ² C bus Interface SCL Terminal						

^{**}These values are design-value, not guaranteed.


● Package Outlines





WSOF6I (Unit:mm)

●About an optical design on the device



Min.0.4 mm Min.0.4 mm

PD area (0.25 mm x 0.3 mm)


Please design the optical window so that light can cover at least this area.


●The method of distinguishing 1pin.

There is some method of distinguishing 1pin.

- ① Distinguishing by 1Pin wide-lead
- Distinguishing by die patternDistinguishing by taper part of 1-3pin side

② (by die patern) is the easiest method to distinguish by naked eye.





Cautions on use

1) Absolute Maximum Ratings

An excess in the absolute maximum ratings, such as supply voltage (Vmax), temperature range of operating conditions (Topr), etc., can break down devices, thus making impossible to identify breaking mode such as a short circuit or an open circuit. If any special mode exceeding the absolute maximum ratings is assumed, consideration should be given to take physical safety measures including the use of fuses, etc.

2) GND voltage

Make setting of the potential of the GND terminal so that it will be maintained at the minimum in any operating state. Furthermore, check to be sure no terminals are at a potential lower than the GND voltage including an actual electric transient.

3) Short circuit between terminals and erroneous mounting

In order to mount ICs on a set PCB, pay thorough attention to the direction and offset of the ICs. Erroneous mounting can break down the ICs. Furthermore, if a short circuit occurs due to foreign matters entering between terminals or between the terminal and the power supply or the GND terminal, the ICs can break down.

4) Operation in strong electromagnetic field

Be noted that using ICs in the strong electromagnetic field can malfunction them.

5) Inspection with set PCB

On the inspection with the set PCB, if a capacitor is connected to a low-impedance IC terminal, the IC can suffer stress. Therefore, be sure to discharge from the set PCB by each process. Furthermore, in order to mount or dismount the set PCB to/from the jig for the inspection process, be sure to turn OFF the power supply and then mount the set PCB to the jig. After the completion of the inspection, be sure to turn OFF the power supply and then dismount it from the jig. In addition, for protection against static electricity, establish a ground for the assembly process and pay thorough attention to the transportation and the storage of the set PCB.

6) Input terminals

In terms of the construction of IC, parasitic elements are inevitably formed in relation to potential. The operation of the parasitic element can cause interference with circuit operation, thus resulting in a malfunction and then breakdown of the input terminal. Therefore, pay thorough attention not to handle the input terminals; such as to apply to the input terminals a voltage lower than the GND respectively, so that any parasitic element will operate. Furthermore, do not apply a voltage to the input terminals when no power supply voltage is applied, apply to the input terminals a voltage lower than the power supply voltage or within the guaranteed value of electrical characteristics.

7) Thermal design

Perform thermal design in which there are adequate margins by taking into account the power dissipation (Pd) in actual states of use.

8) Treatment of package

Dusts or scratch on the photo detector may affect the optical characteristics. Please handle it with care.


9) Rush current

When power is first supplied to the CMOS IC, it is possible that the internal logic may be unstable and rush current may flow instantaneously. Therefore, give special consideration to power coupling capacitance, power wiring, width of GND wiring, and routing of connections.

10) The exposed central pad on the back side of the package

There is an exposed central pad on the back side of the package. But please do it non connection. (Don't solder, and don't do electrical connection) Please mount by Footprint dimensions described in the Jisso Information for WSOF6I. This pad is GND level, therefore there is a possibility that LSI malfunctions and heavy-current is generated.

Ordering part number



WSOF6I

