# 74CBTLV3126

4-bit bus switch
Rev. 01. — 2 October 2009

Preliminary data sheet

#### **General description** 1.

The 74CBTLV3126 provides a 4-bit high-speed bus switch with separate output enable inputs (10E to 40E). The low on-state resistance of the switch allows connections to be made with minimal propagation delay. The switch is disabled (high-impedance OFF-state) when the output enable (nOE) input is LOW.

To ensure the high-impedance OFF-state during power-up or power-down, nOE should be tied to the GND through a pull-down resistor. The minimum value of the resistor is determined by the current-sinking capability of the driver.

Schmitt trigger action at control input makes the circuit tolerant to slower input rise and fall times across the entire V<sub>CC</sub> range from 2.3 V to 3.6 V.

This device is fully specified for partial power-down applications using I<sub>OFF</sub>. The I<sub>OFF</sub> circuitry disables the output, preventing the damaging backflow current through the device when it is powered down.

#### **Features** 2.

- Supply voltage range from 2.3 V to 3.6 V
- Standard '126'-type pinout
- High noise immunity
- Complies with JEDEC standard:
  - ◆ JESD8-5 (2.3 V to 2.7 V)
  - ◆ JESD8-B/JESD36 (2.7 V to 3.6 V)
- ESD protection:
  - ◆ HBM JESD22-A114E exceeds 2000 V
  - ♦ MM JESD22-A115-A exceeds 200 V
  - CDM AEC-Q100-011 revision B exceeds 1000 V
- $\blacksquare$  5  $\Omega$  switch connection between two ports
- Rail to rail switching on data I/O ports
- CMOS low power consumption
- Latch-up performance exceeds 250 mA per JESD78A Class I level A
- I<sub>OFF</sub> circuitry provides partial Power-down mode operation
- Multiple package options
- Specified from -40 °C to +85 °C and -40 °C to +125 °C




# 3. Ordering information

Table 1. Ordering information

Type number	Package								
	Temperature range	Name	Description	Version					
74CBTLV3126DS	–40 °C to +125 °C	SSOP16[1]	plastic shrink small outline package; 16 leads; body width 3.9 mm; lead pitch 0.635 mm	SOT519-1					
74CBTLV3126PW	–40 °C to +125 °C	TSSOP14	plastic thin shrink small outline package; 14 leads; body width 4.4 mm	SOT402-1					
74CBTLV3126BQ	–40 °C to +125 °C	DHVQFN14	plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 14 terminals; body 2.5 $\times$ 3 $\times$ 0.85 mm	SOT762-1					


<sup>[1]</sup> Also known as QSOP16.

# 4. Functional diagram



# 5. Pinning information

## 5.1 Pinning



### 5.2 Pin description

Table 2. Pin description

Symbol	Pin	Pin			
	SOT402-1 and SOT762-1	SOT519-1			
10E to 40E	1, 4, 10, 13	2, 5, 12, 15	output enable input		
1A to 4A,	2, 5, 9, 12	3, 6, 11, 14	A input/output		
1B to 4B	3, 6, 8, 11	4, 7, 10, 13	B output/input		
GND	7	8	ground (0 V)		
V <sub>CC</sub>	14	16	positive supply voltage		
n.c.	-	1, 9	not connected		

## 6. Functional description

Table 3. Function table [1]

Output enable input OE	Function switch
L	OFF-state
Н	ON-state

[1] H = HIGH voltage level; L = LOW voltage level.

# 7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

		<b>3 7</b> (	,	10	· / /
Symbol	Parameter	Conditions	Min	Max	Unit
$V_{CC}$	supply voltage		-0.5	+4.6	V
VI	input voltage		<u>[1]</u> –0.5	+4.6	V
$V_{SW}$	switch voltage	enable and disable mode	<u>[1]</u> –0.5	$V_{CC} + 0.5$	V
I <sub>IK</sub>	input clamping current	$V_{I/O} < -0.5 \text{ V}$	-50	-	mA
I <sub>SK</sub>	switch clamping current	$V_I < -0.5 \text{ V or } V_I > V_{CC} + 0.5 \text{ V}$	-	±50	mA
I <sub>SW</sub>	switch current	$V_{SW} = 0 \text{ V to } V_{CC}$	-	±128	mA
I <sub>CC</sub>	supply current		-	+100	mA
I <sub>GND</sub>	ground current		-100	-	mA
T <sub>stg</sub>	storage temperature		-65	+150	°C
P <sub>tot</sub>	total power dissipation	$T_{amb} = -40  ^{\circ}\text{C} \text{ to } +125  ^{\circ}\text{C}$	[2] -	500	mW

<sup>[1]</sup> The minimum input and output voltage ratings may be exceeded if the input and output current ratings are observed.

# 8. Recommended operating conditions

Table 5. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{CC}$	supply voltage		2.3	3.6	V
$V_{I}$	input voltage		0	3.6	V
V <sub>SW</sub>	switch voltage	enable and disable mode	0	$V_{CC}$	V
T <sub>amb</sub>	ambient temperature		-40	+125	°C
Δt/ΔV	input transition rise and fall rate	$V_{CC} = 2.3 \text{ V to } 3.6 \text{ V}$	<u>[1]</u> 0	200	ns/V

<sup>[1]</sup> Applies to control signal levels.

## 9. Static characteristics

Table 6. Static characteristics

At recommended operating conditions voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	T <sub>amb</sub> =	–40 °C to +	-85 °C	T <sub>amb</sub> = -40 °	C to +125 °C	Unit
			Min	Typ[1]	Max	Min	Max	
V <sub>IH</sub> HIGH-level input voltage		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7	-	-	1.7	-	V
	input voltage	$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	2.0	-	-	2.0	-	V
	LOW-level input	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	-	-	0.7	-	0.7	V
	voltage	$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	-	-	0.9	-	0.9	V
I <sub>I</sub>	input leakage current	pin nOE; $V_I$ = GND to $V_{CC}$ ; $V_{CC}$ = 3.6 $V$	-	-	±1.0	-	±20	μΑ
I <sub>S(OFF)</sub>	OFF-state leakage current	$V_I = V_{IH}$ or $V_{IL}$ ; $V_{CC} = 3.6 \text{ V}$ ; see Figure 6	-	-	±1	-	±20	μА


<sup>[2]</sup> For SSOP16 and TSSOP14 packages: P<sub>tot</sub> derates linearly with 5.5 mW/K above 60 °C. For DHVQFN14 packages: P<sub>tot</sub> derates linearly with 4.5 mW/K above 60 °C.

Static characteristics ... continued Table 6.

NXP Semiconductors 74CBTLV31									
able 6.		eristicscontinued g conditions voltages are referen	ncea	I to GND	(ground =	: 0 V).	4/70	4-bit bus s	witch
Symbol	Parameter	Conditions		T <sub>amb</sub> =	-40 °C to	+85 °C	T <sub>amb</sub> = -40 °	C to +125 °C	Unit
				Min	Typ[1]	Max	Min	Max	
S(ON)	ON-state leakage current	$V_I = V_{IH}$ or $V_{IL}$ ; $V_{CC} = 3.6 \text{ V}$ ; see Figure 7		-	-	±1	-	±20	μА
OFF	power-off leakage current	$V_I$ or $V_O = 0$ V to 3.6 V; $V_{CC} = 0$ V		-	-	±10	-	±50	μА
CC	supply current	$V_I = GND \text{ or } V_{CC}; I_O = 0 \text{ A};$ $V_{SW} = GND \text{ or } V_{CC};$ $V_{CC} = 3.6 \text{ V}$		-	-	10	-	50	μА
VI <sub>CC</sub>	additional supply current	pin nOE; $V_I = V_{CC} - 0.6 \text{ V}$ ; $V_{SW} = GND \text{ or } V_{CC}$ ; $V_{CC} = 3.6 \text{ V}$	[2]	-	-	300	-	2000	μА
C <sub>I</sub>	input capacitance	pin nOE; $V_{CC} = 3.3 \text{ V}$ ; $V_{I} = 0 \text{ V to } 3.3 \text{ V}$		-	0.9	-	-	-	pF
S(OFF)	OFF-state capacitance	$V_{CC} = 3.3 \text{ V}; V_{I} = 0 \text{ V to } 3.3 \text{ V}$		-	5.2	-	-	-	pF
S(ON)	ON-state capacitance	$V_{CC} = 3.3 \text{ V}; V_{I} = 0 \text{ V to } 3.3 \text{ V}$		-	14.3	-	-	-	pF

<sup>[1]</sup> All typical values are measured at  $T_{amb}$  = 25 °C.

### 9.1 Test circuits



One input at 3 V, other inputs at V<sub>CC</sub> or GND.


### 9.2 ON resistance

Table 7. Resistance Ron


Table 7.	Resistance R	ON resistance					4-bit bus	126 switch
At recommended operating  Symbol Parameter		Conditions; voltages are refe		= −40 °C to		$T_{amb} = -40 ^{\circ}\text{C to } +125 ^{\circ}\text{C}$ Unit		
			Min	Typ[1]	Max	Min	Max	-
R <sub>ON</sub>	ON resistance	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V};$ see Figure 9 to Figure 11	[2]					
					0.0	_	15.0	Ω
		$I_{SW} = 64 \text{ mA}; V_I = 0 \text{ V}$	-	4.2	8.0	_	13.0	2.2
		$I_{SW} = 64 \text{ mA}; V_I = 0 \text{ V}$ $I_{SW} = 24 \text{ mA}; V_I = 0 \text{ V}$	-	4.2	8.0	-	15.0	Ω
			-			-		
		$I_{SW} = 24 \text{ mA}; V_I = 0 \text{ V}$	- - -	4.2	8.0	-	15.0	Ω
		$I_{SW} = 24 \text{ mA}; V_I = 0 \text{ V}$ $I_{SW} = 15 \text{ mA}; V_I = 1.7 \text{ V}$ $V_{CC} = 3.0 \text{ V} \text{ to } 3.6 \text{ V};$	-	4.2	8.0	-	15.0	Ω
		$I_{SW} = 24 \text{ mA}; V_I = 0 \text{ V}$ $I_{SW} = 15 \text{ mA}; V_I = 1.7 \text{ V}$ $V_{CC} = 3.0 \text{ V to } 3.6 \text{ V};$ see Figure 12 to Figure 14	-	4.2 8.4	8.0 40	- - -	15.0 60.0	Ω

<sup>[1]</sup> Typical values are measured at  $T_{amb}$  = 25 °C and nominal  $V_{CC}$ .

## 9.3 ON resistance test circuit and graphs




Measured by the voltage drop between the A and B terminals at the indicated current through the switch. ON-state resistance is determined by the lower of the voltages of the two (A or B) terminals.




- (1)  $T_{amb} = 125 \, ^{\circ}C$ .
- (2)  $T_{amb} = 85 \, ^{\circ}C$ .
- (3)  $T_{amb} = 25 \, ^{\circ}C$ .
- (4)  $T_{amb} = -40 \, ^{\circ}C$ .

Fig 10. ON resistance as a function of input voltage;  $V_{CC} = 2.5 \text{ V}$ ;  $I_{SW} = 24 \text{ mA}$ ;  $V_{SW} = 0 \text{ V}$ 




- (1)  $T_{amb} = 125 \, ^{\circ}C$ .
- (2)  $T_{amb} = 85 \, ^{\circ}C$ .
- (3)  $T_{amb} = 25 \, ^{\circ}C$ .
- (4)  $T_{amb} = -40 \, ^{\circ}C$ .

Fig 11. ON resistance as a function of input voltage;  $V_{CC} = 2.5 \text{ V}$ ;  $I_{SW} = 64 \text{ mA}$ ;  $V_{SW} = 1.7 \text{ V}$ 




- (1)  $T_{amb} = 125 \, ^{\circ}C$ .
- (2)  $T_{amb} = 85 \, ^{\circ}C$ .
- (3)  $T_{amb} = 25 \, ^{\circ}C$ .
- (4)  $T_{amb} = -40 \, ^{\circ}C$ .

Fig 12. ON resistance as a function of input voltage;  $V_{CC} = 3.3 \text{ V}; I_{SW} = 15 \text{ mA}; V_{SW} = 2.4 \text{ V}$ 



- (1)  $T_{amb} = 125 \, ^{\circ}C$ .
- (2)  $T_{amb} = 85 \,^{\circ}C$ .
- (3)  $T_{amb} = 25 \, ^{\circ}C$ .
- (4)  $T_{amb} = -40 \, ^{\circ}C$ .

Fig 13. ON resistance as a function of input voltage;  $V_{CC} = 3.3 \text{ V}; I_{SW} = 24 \text{ mA}; V_{SW} = 0 \text{ V}$ 



- (1)  $T_{amb} = 125 \, ^{\circ}C$ .
- (2)  $T_{amb} = 85 \, ^{\circ}C$ .
- (3)  $T_{amb} = 25 \, ^{\circ}C$ .
- (4)  $T_{amb} = -40 \, ^{\circ}C$ .

Fig 14. ON resistance as a function of input voltage;  $V_{CC} = 3.3 \text{ V}$ ;  $I_{SW} = 64 \text{ mA}$ ;  $V_{SW} = 1.7 \text{ V}$ 

# 10. Dynamic characteristics

**Dynamic characteristics** GND = 0 V; or test circuit see Figure 17


Symbol	Parameter	Conditions	1	Г <sub>ать</sub> = -	40 °C to	+85 °C	T <sub>amb</sub> = -40 °	C to +125 °C	Unit
				Min	Typ[1]	Max	Min	Max	
t <sub>pd</sub> propagation delay		nA to nB or nB to nA; see Figure 15	<u>3]</u>						•
	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		-	-	0.13	-	0.20	ns	
	$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$		-	-	0.20	-	0.31	ns	
t <sub>en</sub> enable time	enable time	nOE to nA or nB; see Figure 16	<u>1]</u>						
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		1.0	2.5	4.5	1.0	6.0	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$		1.0	2.2	4.2	1.0	6.0	ns
t <sub>dis</sub> disable time	disable time	nOE to nA or nB; see Figure 16	<u>5]</u>						
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		1.0	2.6	4.7	1.0	6.5	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$		1.0	3.4	4.8	1.0	6.5	ns

<sup>[1]</sup> All typical values are measured at  $T_{amb}$  = 25 °C and at nominal  $V_{CC}$ .

- [3]  $t_{pd}$  is the same as  $t_{PLH}$  and  $t_{PHL}$ .
- [4] ten is the same as tPZH and tPZL.
- [5]  $t_{dis}$  is the same as  $t_{PHZ}$  and  $t_{PLZ}$ .

<sup>[2]</sup> The propagation delay is the calculated RC time constant of the maximum on-state resistance of the switch and the load capacitance, when driven by an ideal voltage source (zero output impedance).

## 11. Waveforms




Measurement points are given in Table 9.

Logic levels:  $V_{OL}$  and  $V_{OH}$  are typical output voltage levels that occur with the output load.

Fig 15. The data input (nA or nB) to output (nB or nA) propagation delays

Table 9. Measurement points


Supply voltage	Input	Input			Output		
V <sub>CC</sub>	V <sub>M</sub>	V <sub>I</sub>	$t_r = t_f$	V <sub>M</sub>	V <sub>X</sub>	V <sub>Y</sub>	
2.3 V to 2.7 V	0.5V <sub>CC</sub>	$V_{CC}$	≤ 2.0 ns	0.5V <sub>CC</sub>	V <sub>OL</sub> + 0.15 V	$V_{OH}-0.15\ V$	
3.0 V to 3.6 V	0.5V <sub>CC</sub>	$V_{CC}$	≤ 2.0 ns	0.5V <sub>CC</sub>	$V_{OL} + 0.3 V$	$V_{OH} - 0.3 V$	




Measurement points are given in Table 9.

Logic levels: V<sub>OL</sub> and V<sub>OH</sub> are typical output voltage levels that occur with the output load.

Fig 16. Enable and disable times





Test data is given in Table 10.

Definitions for test circuit:

 $R_L$  = Load resistance.

 $C_L$  = Load capacitance including jig and probe capacitance.

 $R_T$  = Termination resistance should be equal to the output impedance  $Z_0$  of the pulse generator.

 $V_{EXT}$  = External voltage for measuring switching times.


Fig 17. Test circuit for measuring switching times

Table 10. Test data

Supply voltage	Load		V <sub>EXT</sub>		
V <sub>CC</sub>	CL	R <sub>L</sub>	t <sub>PLH</sub> , t <sub>PHL</sub>	t <sub>PZH</sub> , t <sub>PHZ</sub>	t <sub>PZL</sub> , t <sub>PLZ</sub>
2.3 V to 2.7 V	30 pF	500 Ω	open	GND	2V <sub>CC</sub>
3.0 V to 3.6 V	50 pF	500 Ω	open	GND	2V <sub>CC</sub>

# 12. Package outline

SSOP16: plastic shrink small outline package; 16 leads; body width 3.9 mm; lead pitch 0.635 mm SOT519-1



#### Note


1. Plastic or metal protrusions of 0.2 mm maximum per side are not included.

		ENCES		EUROPEAN	ISSUE DATE
IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE
					<del>-99-05-04-</del> 03-02-18
_	IEC	IEC JEDEC	IEC JEDEC JEITA	IEC JEDEC JEITA	IEC JEDEC JEHA

Fig 18. Package outline SOT519-1 (SSOP16)

TSSOP14: plastic thin shrink small outline package; 14 leads; body width 4.4 mm

SOT402-1



UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	bp	С	D <sup>(1)</sup>	E (2)	е	HE	L	Lp	Ø	v	w	у	Z <sup>(1)</sup>	θ
mm	1.1	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	5.1 4.9	4.5 4.3	0.65	6.6 6.2	1	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.72 0.38	8° 0°

#### Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	JEITA		PROJECTION	133UE DATE	
SOT402-1		MO-153				<del>99-12-27</del> 03-02-18	

Fig 19. Package outline SOT402-1 (TSSOP14)

DHVQFN14: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 14 terminals; body 2.5 x 3 x 0.85 mm SOT7




Fig 20. Package outline SOT762-1 (DHVQFN14)



## 13. Abbreviations

### Table 11. Abbreviations

NXP Semico	onductors	74CBTLV3126
13. Abbrev	viations	4-bit bus switch
		**************************************
Table 11. Abbr	eviations	Par Par
Table 11. Abbr	eviations  Description	RAN RANT
		RAN RANT
Acronym	Description	RA RAKTO
<b>Acronym</b> CDM	<b>Description</b> Charged Device Model	RAN RANT
Acronym CDM CMOS	Description Charged Device Model Complementary Metal-Oxide Semiconductor	RALT DRA
Acronym CDM CMOS DUT	Description Charged Device Model Complementary Metal-Oxide Semiconductor Device Under Test	RAKT DRA
Acronym CDM CMOS DUT ESD	Description Charged Device Model Complementary Metal-Oxide Semiconductor Device Under Test ElectroStatic Discharge	RALL RALL DRA

# 14. Revision history

## Table 12. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
74CBTLV3126_1	<tbd></tbd>	Product data sheet	-	-



## 15. Legal information

#### 15.1 **Data sheet status**

NXP Semiconduc	ctors	74CBTLV3126
		4-bit bus switch
15. Legal infor	mation	ORAN ORAN ORAN
15.1 Data sheet	status	ORAKTO PART
Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- Please consult the most recently issued document before initiating or completing a design.
- The term 'short data sheet' is explained in section "Definitions"
- The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

#### 15.2 **Definitions**

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

#### 15.3 **Disclaimers**

General — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental

damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

#### 15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners

### 16. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com



### 17. Contents

1	General description 1
2	Features
3	Ordering information
4	Functional diagram 2
5	Pinning information 3
5.1	Pinning
5.2	Pin description
6	Functional description 3
7	Limiting values 4
8	Recommended operating conditions 4
9	Static characteristics 4
9.1	Test circuits5
9.2	ON resistance
9.3	ON resistance test circuit and graphs 6
10	Dynamic characteristics 8
11	Waveforms
12	Package outline
13	Abbreviations 14
14	Revision history 14
15	Legal information
15.1	Data sheet status
15.2	Definitions
15.3	Disclaimers
15.4	Trademarks15
16	Contact information 15
17	Contents 16

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.



