

CONTENTS

ITEM	PAGE
1. SCOPE	4
2. WARRANTY	4
3. FEATURES	4
4. MECHANICAL DATA	5
5. MAXIMUM RATINGS	6
6. ELECTRICAL CHARACTERISTICS	7
6.1 D.C ELECTRICAL CHARACTERISTICS	
6.2 ELECTRO-OPTICAL CHARACTERISTICS	
7. INTERFACE	9
7.1 FUNCTION BLOCK DIAGRAM	
7.2 PANEL LAYOUT DIAGRAM	
7.3 PIN ASSIGNMENTS	
7.4 GRAPHIC DISPLAY DATA RAM ADDRESS MAP	
7.5 INTERFACE TIMING CHART	
8. POWER ON / OFF SEQUENCE & APPLICATION CIRCUIT	14
8.1 POWER ON / OFF SEQUENCE	
8.2 APPLICATION CIRCUIT	
8.3 COMMAND TABLE	
9. RELIABILITY TEST CONDITIONS	16
10. EXTERNAL DIMENSION	17
11. PACKING SPECIFICATION	18
12. APPENDIXES	19

- 3 - REV.: A01 2009/07/06 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.

CD ©RITEK GROUP RiTdisplay Corporation

1. SCOPE

The purpose of this specification is to define the general provisions and quality requirements that apply to the supply of display cells manufactured by RiTdisplay. This document, together with the Module Assembly Drawing, is the highest-level specification for this product. It describes the product, identifies supporting documents and contains specifications, which are either not addressed, or are exceptions to the supporting documents.

2. WARRANTY

RiTdisplay warrants that the products delivered pursuant to this specification (or order) will conform to the agreed specifications for twelve (12) months from the shipping date ("Warranty Period"). RiTdisplay is obligated to repair or replace the products which are found to be defective or inconsistent with the specifications during the Warranty Period without charge, on condition that the products are stored or used as the conditions specified in the specifications. Nevertheless, RiTdisplay is not obligated to repair or replace the products without charge if the defects or inconsistency are caused by the force majeure or the reckless behaviors of the customer.

After the Warranty Period, all repairs or replacements of the products are subject to charge.

3. FEATURES

- Small molecular organic light emitting diode.
- Color : Blue
- Panel matrix : 96*16
- Driver IC : SSD1307
- Excellent Quick response time : 10µs
- Extremely thin thickness for best mechanism design : 1.61 mm
- High contrast : 2000:1
- Wide viewing angle : 160°
- I²C Interface
- Strong environmental resistance
- Wide range of operating temperature : -40 to 70°C
- Anti-glare polarizer.

4. MECHANICAL DATA

-		-	
NO	ITEM	SPECIFICATION	UNIT
1	Dot Matrix	96 (W) x 16 (H)	dot
2	Dot Size	0.164 (W) x 0.185 (H)	mm ²
3	Dot Pitch	0.184 (W) x 0.205 (H)	mm ²
4	Aperture Rate	80	%
5	Active Area	17.644 (W) x 3.26 (H)	mm ²
6	Panel Size	26.3 (W) x 8 (H)	mm ²
7*	Panel Thickness	1.22 ± 0.1	mm
8	Module Size	39.5 (W) x 8 (H) x 1.61 (D)	mm ³
9	Diagonal A/A size	0.7	inch
10	Module Weight	0.66 ± 10%	gram

* Panel thickness includes substrate glass, cover glass and UV glue thickness.

- 5 - REV.: A01 2009/07/06 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.

CD RITEK GROUP RiTdisplay Corporation

5. MAXIMUM RATINGS

ITEM	MIN	MAX	UNIT	Condition	Remark
Supply Voltage (V_{DD})	-0.3	+4	V	Ta = 25 °C	IC maximum rating
Supply Voltage (Vcc)	7	16	V	Ta = 25 °C	IC maximum rating
Operating Temp.	-40	70	°C		
Storage Temp	-40	85	°C		
Humidity		85	%		
Life Time	6,800	-	Hrs	140 cd/m ² , 50% checkerboard	Note (1)
Life Time	8,000	-	Hrs	120 cd/m ² , 50% checkerboard	Note (2)
Life Time	9,600	-	Hrs	100 cd/m ² , 50% checkerboard	Note (3)

Note:

(A) Under VCC = 10V, Ta = 25°C, 50% RH.

(B) Life time is defined the amount of time when the luminance has decayed to less than 50% of the initial measured luminance.

- (1) Setting of 140 cd/m^2 :
 - Contrast setting : 0x4c
 - Frame rate : 105Hz
 - Duty setting : 1/16

(2) Setting of 120 cd/m^2 :

- Contrast setting : 0x41
- Frame rate : 105Hz
- Duty setting : 1/16

(3) Setting of 100 cd/m^2 :

- Contrast setting : 0x35
- Frame rate : 105Hz
- Duty setting : 1/16

6. ELECTRICAL CHARACTERISTICS

6.1 D.C ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETERS	TEST CONDITION	MIN	TYP	MAX	UNIT
V _{cc}	Analog power supply (for OLED panel)	Ta=-20 °C to +70°C	9.5	10	10.5	V
V _{DD}	Digital power supply	Ta=-20 °C to +70°C	1.65	-	3.3	V
I _{DD}	Operating current for V_{DD} VDD = 2.8V, VCC = 12V, IREF = 10uA No Panel attached, All Display ON	Contrast=FF	-	23	30	uA
Icc	Operating current for V_{CC} VDD = 2.8V, VCC = 12V, IREF = 10uA No panel attached, All Display ON	Contrast=FF	-	455	590	uA
VIH	High logic input level		0.8* V _{DD}	-	-	V
VIL	Low logic input level		-	-	0.2* V _{DD}	V
V _{OH}	High logic output level	Ιουτ = 100uA, 3.3MHz	0.9* V _{DD}	-	-	V
V _{OL}	Low logic output level	Ιουτ = 100uA, 3.3MHz	-	-	0.1* V _{DD}	V
	Segment on output current	Contrast=FF	285	316	345	uA
	V _{DD} =2.8V, V _{CC} =12V,	Contrast=AF	-	217	-	uA
I _{SEG}	IREF=10uA, Display on,	Contrast=7F	-	158	-	uA
		Contrast=3F	-	79	-	uA
		Contrast=0F		19		uA

Note : The Vcc input must keep in a stable value; ripple and noise are not allowed.

6.2 ELECTRO-OPTICAL CHARACTERISTICS

PANEL ELECTRICAL SPECIFICATIONS

PARAMETER	MIN	TYP.	MAX	UNITS	COMMENTS
Normal mode current		3	5	mA	All pixels on (1)
Standby mode current		0.45	0.65	mA	Standby mode 10% pixels on (2)
Normal mode power consumption		30	50	mW	All pixels on (1)
Standby mode power consumption		4.5	6.5	mW	Standby mode 10% pixels on (2)
Normal mode Luminance	100	120		cd/m ²	Display Average
Standby mode Luminance		20		cd/m ²	
CIEx (Blue)	0.10	0.14	0.18		x, y (CIE 1931)
CIEy (Blue)	0.20	0.24	0.28		X, Y (CIE 1931)
Dark Room Contrast	2000:1				
Viewing Angle	160			degree	
Response Time		10		μs	

(1) Normal mode condition :

- Driving Voltage : 10V
- Contrast setting : 0x41
- Frame rate : 105Hz
- Duty setting : 1/16

(2) Standby mode condition :


- Driving Voltage : 10V
- Contrast setting : 0x09
- Frame rate : 105Hz
- Duty setting : 1/16

- 8 -




7. INTERFACE

7.1 FUNCTION BLOCK DIAGRAM



RiTdisplay 96x16 OLED Module

7.2 PANEL LAYOUT DIAGRAM



- 9 - REV.: A01 2009/07/06 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.



7.3 PIN ASSIGNMENTS

Pin No.	Pin Name	Description
1	NC	No connection.
2	VDD	Power supply for logic circuit.
3	NC	No connection.
4	VCC	Positive OLED high voltage power supply.
5	VCOMH	The COM voltage reference pin, this pin should be connected to ground through a capacitor.
6	IREF	The current reference input pin, this pin should be connected to ground through a resistor.
7	SDA(D1&D2)	I ² C serial data pin.
8	SCL(D0)	I ² C serial clock pin.
9	RES#	Hardware reset signal.
10	VSS	This is a ground pin.
11	NC	No connection.

CD ØRITEK GROUP Ritdisplay Corporation

7.4 GRAPHIC DISPLAY DATA RAM ADDRESS MAP

The GDDRAM is a bit mapped static RAM holding the bit pattern to be displayed. The size of the RAM is 128 x 39 bits and the RAM is divided into five pages, from PAGE0 to PAGE4, which are used for monochrome 128x39 dot matrix display, as shown in below figures.

When one data byte is written into GDDRAM, all the rows image data of the same page of the current column are filled (i.e. the whole column (8 bits) pointed by the column address pointer is filled.). Data bit D0 is written into the top row, while data bit D7 is written into bottom row. For PAGE4, bit D7 is treated as don't care bit.

For mechanical flexibility, re-mapping on both Segment and Common outputs can be selected by software. For vertical shifting of the display, an internal register storing the display start line can be set to control the portion of the RAM data to be mapped to the display (command D3h).



Segment mapping (com Aoh [RESE Page Data D1 D2 0 D3 0 D4 D5 D6 D7 D7 D1 D2 D6 D7 D1 D2 D6 D7 D1 D2 D6 D1 D2 D6 D1 D2 D6 D1 D2 D6 D1 D2 D6 D1 D2 D6 D1 D2 D6 D1 D2 D6 D1 D2 D6 D1 D2 D6 D7 D7 D1 D2 D6 D1 D2 D6 D1 D2 D6 D6 D7 D1 D2 D6 D6 D7 D1 D2 D6 D6 D7 D1 D2 D6 D6 D7 D1 D2 D6 D6 D7 D1 D2 D6 D6 D7 D1 D2 D6 D6 D7 D1 D2 D6 D6 D7 D1 D2 D6 D6 D7 D1 D2 D6 D6 D7 D1 D2 D7 D1 D2 D6 D7 D1 D2 D6 D7 D1 D2 D6 D6 D7 D1 D2 D7 D1 D2 D6 D6 D1 D2 D7 D1 D2 D6 D1 D2 D7 D1 D2 D6 D1 D2 D7 D1 D2 D6 D1 D2 D7 D1 D2 D1 D2 D7 D1 D2 D1 D2 D7 D1 D2 D1 D2 D7 D1 D2 D1 D2 D1 D2 D7 D1 D2 D1 D2 D1 D2 D1 D2 D1 D2 D1 D2 D1 D2 D1 D2 D2 D1 D2 D1 D2 D1 D2 D2 D1 D2 D2 D1 D2 D2 D1 D2 D2 D1 D2 D2 D1 D2 D2 D1 D2 D2 D1 D2 D2 D1 D2 D2 D2 D1 D2 D2 D2 D1 D2 D2 D2 D2 D2 D2 D2 D2 D2 D2 D2 D2 D2	nmand ETJ) ta	COLO SECO	COL1 SEG1	0012 SEC2	COL3 SEG3		COL123 SEG123	00L124 SEG124	00L125 SEG125	00L126 SEG126	COL127 SEG127	COM Output Scan Direction (command C0h [RESET]) COM0 COM1 COM2	COM Output Scan Direction (command C8h) COM38 COM37 COM36
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0			ωr1	0012			00L123	00124	00L125	00L126	COL127	Direction (command C0h [RESET]) COM0 COM1 COM2	Scan Direction (command C8h) COM38 COM37 COM36
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0												COM1 COM2	COM37 COM36
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0												COM2	COM36
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0													
0 04 D5 D6 D7 D0 D1 D2 D3 D4 D7 D6 D7 D6 D7 D0 D1 D2 D5 D6 D7 D6 D7 D6 D7 D6 D7 D6 D7 D6 D7 D6 D7 D6 D7 D6 D7 D7 D6 D7 D6 D7 D7 D6 D7 D7 D6 D7 D7 D6 D7 D7 D7 D7 D7 D7 D7 D7 D7 D7											1	0.0110	0.0110.5
1 D4 D6 D7 D1 D2 D1 D2 D3 D4 D5 D6 D7 D7 D0 D1 D2 D3 D2 D2 D3 D4												COM3	COM35
1 D6 D7 D1 D2 D3 D3 D3 D3 D3 D3 D3 D3 D3 D5 D6 D7 D6 D7 D1 D2 D2 D3 D4 D4												COM4	COM34
D7 D0 D1 D2 D3 D3 D4 D5 D6 D7 D6 D7 D1 D2 D2 D2 D3 D4												COM5	COM33
1 D0 D1 D2 D3 D4 D5 D6 D7 D7 D0 D1 D2 D2 D2 D3 D4												COM6	COM32
1 D1 D2 D3 D4 D5 D6 D7 D7 D0 D1 D2 D2 D3 D4								0) — (î			1	COM7	COM31
1 D2 D4 D5 D6 D7 D0 D1 D2 2 D3 D4								1				COM8	COM30
1 D3 D4 D5 D6 D7 D0 D1 D2 2 D3 D4								1 1			Ĩ	COM9	COM29
1 D4 D5 D6 D7 D1 D1 D2 D3 D4		_	2 - 28									COM10	COM28
2 D4 D5 D6 D7 D0 D1 D2 D3 D4			-	e			5 10					COM11	COM27
2 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0			S	5	0		· · · · · ·	ay 8				COM12	COM26
2 D7 D0 D1 D2 D3 D4												COM13	COM25
2 D1 D2 D3 D4											1	COM14	COM24
2 D1 D2 D3 D4			è le		!	/						COM15	COM23
2 D2 2 D3			(COM16	COM22
2 D3				\$ - \$		Each box repre	sen	ts o	ne t	oit		COM17	COM21
2 D4						of image data						COM18	COM20
D4			. 1.				3 8	8 1				COM19	COM19
D5				8 3							1	COM20	COM18
												COM21	COM17
D6			n A	Q 50							1	COM22	COM16
D7												COM23	COM15
D0												COM24	COM14
D1				s 2								COM25	COM13
D2												COM26	COM12
3 D3				8 8								COM27	COM11
- D4				1 1								COM28	COM10
D5												COM29	COM9
D6				3 3								COM30	COM8
D7			2				9 - 18 19	-			- 10	COM31	COM7
D0							ĭ î					COM32	COM6
D1												COM33	COM5
D2												COM34	COM4
4 D3			·									COM35	COM3
D4												COM36	COM2
D5			5					1				COM37	COM1
D6 D7												COM38	COM0

GDDRAM pages structure of SSD1307

- 12 - REV.: A01 2009/07/06 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.


CD RITEK GROUP RiTdisplay Corporation

7.5 INTERFACE TIMING CHART

I²C Interface Timing Characteristics

Symbol	Parameter	Min	Тур	Max	Unit
t _{cycle}	Clock Cycle Time	2.5	-	-	us
t _{HSTART}	Start condition Hold Time		-	-	us
t _{HD}	Data Hold Time (for "SDA _{OUT} " pin)	0	-	-	ns
	Data Hold Time (for "SDA _{IN} " pin)	300	-	-	ns
t _{SD}	Data Setup Time	100	-	-	ns
t _{SSTART}	Start condition Setup Time (Only relevant for a repeated Start condition)		-	-	us
t _{SSTOP}	Stop condition Setup Time	0.6	-	-	us
t _R	Rise Time for data and clock pin	-	-	300	ns
tF	Fall Time for data and clock pin	-	-	300	ns
t _{IDLE}	Idle Time before a new transmission can start	1.3	-	-	us

I²C interface Timing characteristics




^{- 13 -} REV.: A01 2009/07/06 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.

8. POWER ON / OFF SEQUENCE & APPLICATION CIRCUIT 8.1 POWER ON / OFF SEQUENCE

Power ON sequence:


- 1. Power ON VDD
- 2. After VDD become stable, set RES# pin LOW (logic low) for at least 3us (t1) ⁽³⁾ and then HIGH (logic high).
- 3. After set RES# pin LOW (logic low), wait for at least 3us (t₂). Then Power ON Vcc. ⁽¹⁾
- 4. After Vcc become stable, send command AFh for display ON. SEG/COM will be ON after 100ms (tAF).



The Power ON sequence

Power OFF sequence:

- 1. Send command AEh for display OFF.
- 2. Power OFF Vcc (1), (2)
- 3. Power OFF V_{DD} after t_{OFF} .⁽⁴⁾ (where Minimum t_{OFF} =80ms, Typical t_{OFF} =100ms)




Note:

- $^{(1)}$ V_{CC} should be disabled when it is OFF.
- ⁽²⁾ Power Pins (V_{DD}, V_{CC}) can never be pulled to ground under any circumstance.
- ⁽³⁾ The register values are reset after t₁.
- $^{(4)}$ V_{DD} should not be Power OFF before V_{CC} Power OFF.

- 14 - REV.: A01 2009/07/06 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.



8.2 APPLICATION CIRCUIT



Component:

C1, C2: 4.7uF/16V(0805) C3: 0.1uF/16V(0603) R1: 3M ohm 1% (0603) R2, R3: 10K ohm (0603) This circuit is for I²C interface.

The R2 and R3 value should be fine tune by customer.

8.3 COMMAND TABLE

Refer to SSD1307 IC Spec.

- 15 - REV.: A01 2009/07/06 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.



9. RELIABILITY TEST CONDITIONS

No.	Items	Specification	Quantity
1	High temp. (Non-operation)	85°C, 240hrs	5
2	High temp. (Operation)	70°C, 120hrs	5
3	Low temp. (Operation)	-40°C, 120hrs	5
4	High temp. / High humidity (Operation)	65°C, 90%RH, 120hrs	5
5	Thermal shock (Non-operation)	-40°C ~85°C (-40°C /30min; transit /3min; 85°C /30min; transit /3min) 1cycle: 66min, 100 cycles	5
6	Vibration	Frequency : 5~50HZ, 0.5G Scan rate : 1 oct/min Time : 2 hrs/axis Test axis : X, Y, Z	1 Carton
7	Drop	Height: 120cm Sequence : 1 angle 3 edges and 6 faces Cycles: 1	1 Carton
8	ESD (Non-operation)	Air discharge model, ±8kV, 10 times	5

Test and measurement conditions


- 1. All measurements shall not be started until the specimens attain to temperature stability.
- 2. All-pixels-on is used as operation test pattern.
- 3. The degradation of Polarizer are ignored for item 1, 4 & 5.

Evaluation criteria

- 1. The function test is OK.
- 2. No observable defects.
- 3. Luminance: > 50% of initial value.
- 4. Current consumption: within \pm 50% of initial value.




10. EXTERNAL DIMENSION



- 17 - REV.: A01 2009/07/06 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.



11. PACKING SPECIFICATION



- 18 - REV.: A01 2009/07/06 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.

12. APPENDIXES

APPENDIX 1: DEFINITIONS

A. DEFINITION OF CHROMATICITY COORDINATE

The chromaticity coordinate is defined as the coordinate value on the CIE 1931 color chart for R, G, B, W.


B. DEFINITION OF CONTRAST RATIO

The contrast ratio is defined as the following formula:

Contrast Ratio = Luminance of all pixels on measurement Luminance of all pixels off measurement

C. DEFINITION OF RESPONSE TIME

The definition of turn-on response time Tr is the time interval between a pixel reaching 10% of steady state luminance and 90% of steady state luminance. The definition of turn-off response time Tf is the time interval between a pixel reaching 90% of steady state luminance and 10% of steady state luminance. It is shown in Figure 2.




^{- 19 -} REV.: A01 2009/07/06 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.



D. DEFINITION OF VIEWING ANGLE

The viewing angle is defined as Figure 3. Horizontal and vertical (H & V) angles are determined for viewing directions where luminance varies by 50% of the perpendicular value.



Vertical angles

Horizontal angles

Figure 3 Viewing Angle


- 20 - REV.: A01 2009/07/06 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.



APPENDIX 2: MEASUREMENT APPARATUS

A. LUMINANCE/COLOR COORDINATE


PHOTO RESEARCH PR-705, MINOLTA CS-100



PR-705 / MINOLTA CS-100 Color Analyzer

B. CONTRAST / RESPONSE TIME / VIEWING ANGLE


WESTAR CORPORATION FPM-510



Westar FPM-510 Display Contrast / Response time / View angle Analyzer



C. ESD ON AIR DISCHARGE MODE



^{- 22 -} REV.: A01 2009/07/06 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.



APPENDIX 3: PRECAUTIONS

A. RESIDUE IMAGE

Because the pixels are lighted in different time, the luminance of active pixels may reduce or differ from inactive pixels. Therefore, the residue image will occur. To avoid the residue image, every pixel needs to be lighted up uniformly.

- 23 - REV.: A01 2009/07/06 This document contains confidential and proprietary information. Neither it nor the information contained herein shall be disclosed to others or duplicated or used for others without the express written consent of RiTdisplay.