

---

# HM62832UH Series

32768-word × 8-bit High Speed CMOS Static RAM

# HITACHI

Rev. 0.0  
Dec. 1, 1995

---

## Features

- High speed: Fast access time 15/20 ns (max)
- Low Power  
Standby: 15  $\mu$ W (typ) (L-version)  
Operation: 675/600 mW (typ)
- Single 5 V supply
- Completely static memory  
No clock or timing strobe required
- Equal access and cycle times
- Common data input and output: Three state output
- Directly TTL compatible: All inputs and outputs

## Ordering Information


Type No.	Access Time	Package
HM62832UHP-15 HM62832UHP-20	15 ns 20 ns	300-mil 28-pin plastic DIP (DP-28NA)
HM62832UHLP-15 HM62832UHLP-20	15 ns 20 ns	
HM62832UHJP-15 HM62832UHJP-20	15 ns 20 n	300-mil 28-pin plastic SOJ (CP-28DN)
HM62832UHLJP-15 HM62832UHLJP-20	15 ns 20 ns	

---

## HM62832UH Series

---


### Pin Arrangement



### Pin Description

Pin name	Function
A0 – A14	Address
I/O0 – I/O7	Input/output
$\overline{\text{CS}}$	Chip select
$\overline{\text{WE}}$	Write enable
$\overline{\text{OE}}$	Output enable
$V_{\text{CC}}$	Power supply
$V_{\text{SS}}$	Ground

Block Diagram



Function Table

$\overline{CS}$	$\overline{OE}$	$\overline{WE}$	Mode	$V_{CC}$ Current	I/O Pin	Ref. Cycle
H	X	X	Standby	$I_{SB}, I_{SB1}$	High-Z	
L	L	H	Read	$I_{CC}$	Dout	Read cycle 1, 2, 3
L	H	L	Write	$I_{CC}$	Din	Write cycle 1
L	L	L	Write	$I_{CC}$	Din	Write cycle 2

Note: X : H or L

---

## HM62832UH Series

---

### Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Supply voltage <sup>1</sup>	V <sub>CC</sub>	-0.5 <sup>2</sup> to +7.0	V
Voltage on any pin relative to V <sub>SS</sub> <sup>1</sup>	V <sub>T</sub>	-0.5 <sup>2</sup> to V <sub>CC</sub> + 0.5	V
Power dissipation	P <sub>T</sub>	1.0	W
Operating temperature	Topr	0 to +70	°C
Storage temperature	Tstg	-55 to +125	°C
Storage temperature under bias	Tbias	-10 to +85	°C

Notes: 1. With respect to V<sub>SS</sub>

2. V<sub>CC</sub> and V<sub>T</sub> min = -2.5 V for pulse width ≤ 10 ns

### Recommended DC Operating Conditions (Ta = 0 to +70°C)

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	V <sub>CC</sub>	4.5	5.0	5.5	V
	V <sub>SS</sub>	0	0	0	V
Input high (logic 1) voltage	V <sub>IH</sub>	2.2	—	V <sub>CC</sub> + 0.5	V
Input low (logic 0) voltage	V <sub>IL</sub>	-0.5 <sup>1</sup>	—	0.8	V

Note: 1. V<sub>IL</sub> min = -2.0 V for pulse width ≤ 10 ns

## HM62832UH Series

### DC Characteristics (Ta = 0 to +70°C, V<sub>CC</sub> = 5 V ± 10%, V<sub>SS</sub> = 0 V)

Parameter	Symbol	Min	Typ <sup>1</sup>	Max	Unit	Test Conditions
Input leakage current	I <sub>IL</sub>	—	—	2.0	μA	V <sub>CC</sub> = 5.5 V V <sub>in</sub> = V <sub>SS</sub> to V <sub>CC</sub>
Output leakage current	I <sub>LO</sub>	—	—	2.0	μA	$\overline{CS} = V_{IH}$ V <sub>I/O</sub> = V <sub>SS</sub> to V <sub>CC</sub>
Operating V <sub>CC</sub> current	I <sub>CC1</sub> (-15) <sup>3</sup>	—	135	170	mA	min cycle <sup>2</sup>
	I <sub>CC2</sub> (-15)	—	100	120	mA	2x min cycle
	I <sub>CC1</sub> (-20)	—	120	150	mA	min cycle
	I <sub>CC2</sub> (-20)	—	90	110	mA	2x min cycle
Standby V <sub>CC</sub> current	I <sub>SB</sub> (-15)	—	40	60	mA	$\overline{CS} = V_{IH}$ , min cycle
	I <sub>SB</sub> (-20)	—	30	50	mA	
Standby V <sub>CC</sub> current (1)	I <sub>SB1</sub> (L-version)	—	0.02	2.0	mA	$\overline{CS} \geq V_{CC} - 0.2$ V 0 V ≤ V <sub>in</sub> ≤ 0.2 V or V <sub>CC</sub> - 0.2 V ≤ V <sub>in</sub>
		—	0.003	0.1		
Output low voltage	V <sub>OL</sub>	—	—	0.4	V	I <sub>OL</sub> = 8 mA
Output high voltage	V <sub>OH</sub>	2.4	—	—	V	I <sub>OH</sub> = -4.0 mA

Notes: 1. Typical values are at V<sub>CC</sub> = 5.0 V, Ta = 25°C and not guaranteed.

2.  $\overline{CS} = V_{IL}$ , I<sub>out</sub> = 0 mA

3. Access time version

### Capacitance (Ta = 25°C, f = 1.0 MHz)<sup>\*1</sup>

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions
Input capacitance	C <sub>in</sub>	—	—	6	pF	V <sub>in</sub> = 0 V
Output capacitance	C <sub>out</sub>	—	—	10	pF	V <sub>I/O</sub> = 0 V


Note: 1. This parameter is sampled and not 100% tested.

## HM62832UH Series

**AC Characteristics** ( $T_a = 0$  to  $+70^\circ\text{C}$ ,  $V_{CC} = 5\text{ V} \pm 10\%$ , unless otherwise noted.)

### Test Conditions

- Input pulse levels:  $V_{SS}$  to 3.0 V
- Input rise and fall time: 4 ns
- Input and Output timing reference levels: 1.5 V
- Output load: See figures




### Read Cycle


Parameter	Symbol	HM62832UH-15		HM62832UH-20		Unit
		Min	Max	Min	Max	
Read cycle time	$t_{RC}$	15	—	20	—	ns
Address access time	$t_{AA}$	—	15	—	20	ns
Chip select access time	$t_{ACS}$	—	15	—	20	ns
Chip selection to output in low-Z	$t_{CLZ}^{*1}$	3	—	3	—	ns
Output enable to output valid	$t_{OE}$	—	8	—	10	ns
Output enable to output in low-Z	$t_{OLZ}^{*1}$	0	—	0	—	ns
Chip deselection to output in high-Z	$t_{CHZ}^{*1}$	0	7	0	10	ns
Chip disable to output in high-Z	$t_{OHZ}^{*1}$	0	7	0	10	ns
Output hold from address change	$t_{OH}$	3	—	3	—	ns

Note: 1. Transition is measured  $\pm 200$  mV from steady state voltage with Load (B). This parameter is sampled and not 100% tested.

Read Timing Waveform (1)\*1 ( $\overline{WE} = V_{IH}$ )




Read Timing Waveform (2)\*1 ( $\overline{WE} = V_{IH}, \overline{CS} = V_{IL}, \overline{OE} = V_{IL}$ )



## HM62832UH Series

### Read Timing Waveform (3) <sup>\*1, \*2</sup> ( $\overline{WE} = V_{IH}, \overline{OE} = V_{IL}$ )




### Write Cycle

Parameter	Symbol	HM62832UH-15		HM62832UH-20		Unit
		Min	Max	Min	Max	
Write cycle time	$t_{WC}$	15	—	20	—	ns
Chip selection to end of write	$t_{CW}$	10	—	12	—	ns
Address valid to end of write	$t_{AW}$	13	—	15	—	ns
Address setup time	$t_{AS}$	0	—	0	—	ns
Write pulse width <sup>2</sup>	$t_{WP}$	10	—	12	—	ns
Write recovery time <sup>3</sup>	$t_{WR}$	0	—	0	—	ns
Output disable to output in high-Z <sup>1, 4</sup>	$t_{OHZ}$	0	7	0	10	ns
Write to output in high-Z <sup>1, 4</sup>	$t_{WHZ}$	0	7	0	10	ns
Data to write time overlap	$t_{DW}$	8	—	10	—	ns
Data hold from write time <sup>6</sup>	$t_{DH}$	0	—	0	—	ns
Output active from end of write <sup>1, 6</sup>	$t_{OW}$	3	—	3	—	ns
Output hold from address change <sup>5</sup>	$t_{OH}$	3	—	3	—	ns

- Notes:
1. Transition is measured  $\pm 200$  mV from high impedance voltage with Load (B). This parameter is sampled and not 100% tested.
  2. A write occurs during the overlap ( $t_{WP}$ ) to a low  $\overline{CS}$  and a low  $\overline{WE}$ .
  3.  $t_{WR}$  is measured from the earliest of  $\overline{CS}$  or  $\overline{WE}$  going high to the end of write cycle.
  4. During this period, I/O pins are in the output state so that the input signals of the opposite phase to the outputs must not be applied.
  5. Dout is the same phase of write data of this write cycle.
  6. If  $\overline{CS}$  is low during this period, I/O pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.




Write Timing Waveform (1)



## HM62832UH Series

### Write Timing Waveform (2) ( $\overline{\text{OE}}$ low Fixed)<sup>\*4</sup>




**Low  $V_{CC}$  Data Retention Characteristics** ( $T_a = 0$  to  $+70^\circ\text{C}$ )

This characteristics is guaranteed only for L-version.

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions
$V_{CC}$ for data retention	$V_{DR}$	2	—	—	V	$\overline{CS} \geq V_{CC} - 0.2\text{V}$ , $V_{in} \geq V_{CC} - 0.2\text{V}$ or $0\text{V} < V_{in} \leq 0.2\text{V}$
Data retention current	$I_{CCDR}$	—	2	$50^{11}$	$\mu\text{A}$	
Chip deselect to data retention time	$t_{CDR}$	0	—	—	ns	
Operation recovery time	$t_R$	5	—	—	ms	

Note: 1.  $V_{CC} = 3.0\text{V}$

**Low  $V_{CC}$  Data Retention Timing Waveform**




# HM62832UH Series

## Package Dimensions

HM62832UHP/UHLP Series (DP-28NA)

Unit: mm



HM62832UHJP/UHLJP Series (CP-28DN)

Unit: mm

