131072-word × 8-bit Electrically Erasable and Programmable CMOS ROM

HITACHI

ADE-203-314E (Z) Rev. 5.0 May 23, 1995

Description

The Hitachi HN58V1001 is a electrically erasable and programmable EEPROM organized as 131072-word × 8-bit. It realizes high speed, low power consumption, and a high level of reliability, employing advanced MNOS memory technology and CMOS process and circuitry technology. It also has a 128-byte page programming function to make its erase and write operations faster.

Features

- Single 3 V supply
- On-chip latches: address, data, \(\overline{CE}\), \(\overline{OE}\), \(\overline{WE}\)
- Automatic byte write: 15 ms max
- Automatic page write (128 bytes): 15 ms max
- Fast access time: 250 ns max
- Low power dissipation: 20 mW/MHz, typ (active)


110 µW max (standby)

- Data polling and Ready/Busy
- Data protection circuit on power on/off
- · Conforms to JEDEC byte-wide standard
- Reliable CMOS with MNOS cell technology
- 10⁴ erase/write cycles (in page mode)
- 10 years data retention
- Software data protection
- Write protection by \overline{RES} pin

Ordering Information

Type no.	Access Time	Package
HN58V1001P-25	250 ns	600 mil 32-pin plastic DIP (DP-32)
HN58V1001FP-25	250 ns	525 mil 32-pin plastic SOP (FP-32D)
HN58V1001T-25	250 ns	8 × 14 mm 32-pin plastic TSOP (TFP-32DA)


Pin Arrangement



Pin Description

Pin Name	Function
A0 – A16	Address
1/00 – 1/07	Input/output
ŌĒ	Output enable
CE	Chip enable
WE	Write enable
V _{cc}	Power (+3 V)
$\overline{V_{ss}}$	Ground
RDY/Busy	Ready busy
RES	Reset

Block Diagram



Mode Selection

Pin Mode	CE	ŌĒ	WE	RES	RDY/Busy	I/O
Read	V_{IL}	V_{IL}	V_{IH}	V_{H}	High-Z	Dout
Standby	V _{IH}	X*1	Х	X	High-Z	High-Z
Write	V _{IL}	V _{IH}	V _{IL}	V_{H}	High-Z to V _{OL}	Din
Deselect	V _{IL}	V _{IH}	V _{IH}	V _H	High-Z	High-Z
Write Inhibit	Χ	X	V _{IH}	X	_	_
	X	V _{IL}	X	X	_	_
Data Polling	V _{IL}	V _{IL}	V _{IH}	V _H	V _{oL}	Data out (I/O7)
Program reset	Χ	X	X	V _{IL}	High-Z	High-Z

Note: X: Don't care

Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Supply voltage*1	V _{cc}	-0.6 to +7.0	V
Input voltage*1	Vin	-0.5*2 to +7.0	V
Operating temperature range*3	Topr	0 to +70	°C
Storage temperature range	Tstg	-55 to +125	°C

Notes: 1. With respect to V_{ss}

2. Vin min : -3.0 V for pulse width ≤ 50 ns

3. Including electrical characteristics and data retention.

Recommended DC Operating Conditions

Parameter	Symbol	Min	Тур	Max	Unit	
Supply voltage	V _{cc}	2.7	3.0	5.5	V	
Input voltage	V _{IL}	-0.3	_	0.8	V	
	V _{IH}	1.9		V _{cc} + 0.3	V	
	V_{H}	V _{cc} - 0.5	_	V _{cc} + 1.0	V	
Operating temperature	Topr	0	_	70	°C	

DC Characteristics (Ta = 0 to +70°C, V_{CC} = 2.7 to 5.5 V)

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Input leakage current	ILI	_	_	2*1	μΑ	V _{CC} = 3.6 V, Vin = 3.6 V
Output leakage current	I _{LO}		_	2	μΑ	$V_{cc} = 3.6 \text{ V}, \text{ Vout} = 3.6/0.4 \text{ V}$
V _{cc} current (standby)	I _{CC1}	_	_	20	μΑ	CE = V _{cc}
	I _{CC2}	_	_	1	mA	CE = V _{IH}
V _{cc} current (active)	I _{CC3}	_	_	6	mA	lout = 0 mA, Duty = 100%, Cycle = 1 µs at V _{CC} = 3.3 V
		_	_	15	mA	lout = 0 mA, Duty = 100%, Cycle = 250 ns at V _{CC} = 3.3 V
Input low voltage	V _{IL}	-0.3*2	_	0.8	V	
Input high voltage	V _{IH}	1.9 ^{*3}	_	V _{cc} + 0.3	V	
	V_{H}	V _{CC} - 0.5		V _{cc} + 1.0	V	
Output low voltage	V _{OL}	_	_	0.4	V	I _{OL} = 2.1 mA
Output high voltage	V _{OH}	$V_{cc} \times 0.8$	_	_	V	$I_{OH} = -400 \mu A$

Notes: 1. I_{LI} on RES : 100 μA max

2. V_{IL} min : -1.0 V for pulse width ≤ 50 ns

3. V_{IH} min : 2.2 V for V_{CC} = 3.6 to 5.5 V.

Capacitance (Ta = 25°C, f = 1 MHz)

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Input capacitance*1	Cin	_	_	6	pF	Vin = 0 V
Output capacitance*1	Cout	_		12	pF	Vout = 0 V

Note: 1. This parameter is periodically sampled and not 100% tested.

AC Characteristics (Ta = 0 to +70°C, V_{CC} = 2.7 to 5.5 V)

Test Conditions

• Input pulse levels: 0.4 V to 2.4 V

 $0 \text{ V to } V_{CC} (\overline{RES} \text{ pin})$

Input rise and fall time: ≤ 20 ns
Output load: 1TTL Gate +100 pF


• Reference levels for measuring timing: 0.8 V, 1.8 V

Read Cycle

Parameter	Symbol	Min	Max	Unit	Test Conditions
Address to output delay	t _{ACC}	_	250	ns	$\overline{CE} = \overline{OE} = V_{IL}, \overline{WE} = V_{IH}$
CE to output delay	t _{CE}	_	250	ns	$\overline{OE} = V_{IL}, \overline{WE} = V_{IH}$
OE to output delay	t _{OE}	10	120	ns	$\overline{CE} = V_{IL}, \overline{WE} = V_{IH}$
Address to output hold	t _{oh}	0		ns	$\overline{CE} = \overline{OE} = V_{IL}, \overline{WE} = V_{IH}$
OE (CE) high to output float*1	t _{DF}	0	50	ns	$\overline{CE} = V_{IL}, \overline{WE} = V_{IH}$
RES low to output float*1	t _{DFR}	0	350	ns	$\overline{CE} = \overline{OE} = V_{IL}, \overline{WE} = V_{IH}$
RES to output delay	t _{RR}	0	600	ns	$\overline{CE} = \overline{OE} = V_{IL}, \overline{WE} = V_{IH}$

Note: 1. t_{DF} and t_{DFR} are defined as the time at which the outputs achieve the open circuit conditions and are no longer driven.

Read Timing Waveform



Write Cycle


Parameter	Symbol	Min*1	Тур	Max	Unit	Test Conditions
Address setup time	t _{AS}	0	_	_	ns	_
Address hold time	t _{AH}	150	_	_	ns	
CE to write setup time (WE controlled)	t _{cs}	0	_	_	ns	
CE hold time (WE controlled)	t _{CH}	0	_	_	ns	
WE to write setup time (CE controlled)	t _{ws}	0	_	_	ns	
WE hold time (CE controlled)	t _{wH}	0	_	_	ns	
OE to write setup time	t _{OES}	0	_	_	ns	
OE hold time	t _{OEH}	0	_	_	ns	
Data setup time	t _{DS}	100	_	_	ns	
Data hold time	t _{DH}	10	_	_	ns	
WE pulse width (WE controlled)	t _{wP}	250	_	_	ns	
CE pulse width (CE controlled)	t _{cw}	250	_	_	ns	
Data latch time	t _{DL}	750	_	_	ns	
Byte load cycle	t _{BLC}	1.0	_	30	μs	
Byte load window	t _{BL}	100	_	_	μs	
Write cycle time	t _{wc}	_	_	15 ^{*2}	ms	
Time to device busy	t _{DB}	120	_	_	ns	
Write start time	t _{DW}	250*3	_	_	ns	
Reset protect time	t _{RP}	100	_	_	μs	
Reset high time	t _{RES}	1			μs	

Notes: 1. Use this device in longer cycle than this value.


3. Next read or write operation can be initiated after $t_{\scriptscriptstyle DW}$ if polling techniques or RDY/ $\overline{\text{Busy}}$ are used.

^{2.} t_{WC} must be longer than this value unless polling techniques or RDY/Busy are used. This device automatically completes the internal write operation within this value.


Byte Write TimingWaveform (1) (WE Controlled)




Byte Write Timing Waveform (2) ($\overline{\text{CE}}$ Controlled)




Page Write Timing Waveform (1) ($\overline{\text{WE}}$ Controlled)



Page Write Timing Waveform (2) (CE Controlled)




Data Polling Timing Waveform




Toggle bit

This device provide another function to determine the internal programming cycle. If the EEPROM set to read mode during the internal programming cycle, I/O6 will charge from "1" to "0" (toggling) for each read. When the internal programming cycle is finished, toggling of I/O6 will stop and the device can be accessible for next read or program.


Toggle Bit Waveform



Software Data Protection Timing Waveform (1) (in protection mode)



Software Data Protection Timing Waveform (2) (in non-protection mode)



Functional Description

Automatic Page Write

Page-mode write feature allows 1 to 128 bytes of data to be written into the EEPROM in a single write cycle. Following the initial byte cycle, an additional 1 to 128 bytes can be written in the same manner. Each additional byte load cycle must be started within 30 μ s from the preceding falling edge of \overline{WE} or \overline{CE} . When \overline{CE} or \overline{WE} is kept high for 100 μ s after data input, the EEPROM enters write mode automatically and the input data are written into the EEPROM.

Data Polling


Data polling allows the status of the EEPROM to be determined. If EEPROM is set to read mode during a write cycle, an inversion of the last byte of data to be loaded outputs from I/O7 to indicate that the EEPROM is performing a write operation.

RDY/Busy Signal

RDY/ \overline{Busy} signal also allows status of the EEPROM to be determined. The RDY/ \overline{Busy} signal has high impedance except in write cycle and is lowered to V_{OL} after the first write signal. At the end of a write cycle, the RDY/ \overline{Busy} signal changes state to high impedance.

RES Signal

When \overline{RES} is low, the EEPROM cannot be read or programmed. Therefore, data can be protected by keeping \overline{RES} low when V_{CC} is switched. \overline{RES} should be high during read and programming because it dosen't provide a latch function.



WE, CE Pin Operation

During a write cycle, addresses are latched by the falling edge of \overline{WE} or \overline{CE} , and data is latched by the rising edge of \overline{WE} or \overline{CE} .

Write/Erase Endurance and Data Retention Time

The endurance is 10^4 cycles in case of the page programming and 10^3 cycles in case of the byte programming (1% cumulative failure rate). The data retention time is more than 10 years when a device is page-programmed less than 10^4 cycles.


Data Protection

1. Data Protection against Noise on Control Pins (\overline{CE} , \overline{OE} , \overline{WE}) during Operation

During readout or standby, noise on the control pins may act as a trigger and turn the EEPROM to programming mode by mistake.

To prevent this phenomenon, this device has a noise cancelation function that cuts noise if its width is 20 ns or less in programming mode.


Be careful not to allow noise of a width of more than 20 ns on the control pins.



2. Data protection at V_{CC} on/off


When V_{CC} is turned on or off, noise on the control pins generated by external circuits (CPU, etc) may turn the EEPROM to programming mode by mistake. To prevent this unintentional programming, the EEPROM must be kept in unprogrammable state by using a CPU reset signal to \overline{RES} pin. \overline{RES} pin should be kept at V_{SS} level when V_{CC} is turned on or off.

The EEPROM breaks off programming operation when \overline{RES} becomes low, programming operation doesn't finish correctly in case that \overline{RES} falls low during programming operation. \overline{RES} should be kept high for 15 ms after the last data input.




3. Software data protection

To prevent unintentional programming caused by noise generated by external circuits, This device has the software data protection function. In software data protection mode, 3 bytes of data must be input before write data as follows. And these bytes can switch the non-protection mode to the protection mode.



Software data protection mode can be canceled by inputting the following 6 bytes. After that, this device turns to the non-protection mode and can write data normally. But when the data is input in the canceling cycle, the data cannot be written.




The software data protection is not enabled at the shipment.

Package Dimensions


HN58V1001P Series (DP-32)

Unit: mm



HN58V1001FP Series (FP-32D)

Unit: mm



HN58V1001T Series (TFP-32DA)

Unit: mm

