# 93LC46/56/66

## 1K/2K/4K 2.5V Microwire® Serial EEPROM

### Features

- Single supply with programming operation down to 2.5V
- Low power CMOS technology
- 100 µA typical active READ current at 2.5V
- 3 µA typical standby current at 2.5V
- ORG pin selectable memory configuration
- 128 x 8- or 64 x 16-bit organization (93LC46)
- 256 x 8- or 128 x 16-bit organization (93LC56)
- 512 x 8 or 256 x 16 bit organization (93LC66)
- Self-timed ERASE and WRITE cycles (including auto-erase)
- Automatic ERAL before WRAL
- Power on/off data protection circuitry
- Industry standard 3-wire serial I/O
- Device status signal during ERASE/WRITE cycles
- Sequential READ function
- 1,000,000 E/W cycles guaranteed
- Data retention > 200 years
- 8-pin PDIP/SOIC (SOIC in JEDEC standards)
- Temperature ranges supported:

  - Industrial (I):         -40°C to  +85°C

### Description

The Microchip Technology Inc. 93LC46/56/66 are 1K, 2K and 4K low voltage serial Electrically Erasable PROMs (EEPROM). The device memory is configured as x8 or x16 bits depending on the external logic of levels of the ORG pin. Advanced CMOS technology makes these devices ideal for low power non-volatile memory applications. The 93LC Series is available in standard 8-pin PDIP and surface mount SOIC packages. The rotated pin-out 93LC46X/56X/66X are offered in the "SN" package only.

### Package Types



### Block Diagram

# 93LC46/56/66

## 1.0 ELECTRICAL CHARACTERISTICS

### Absolute Maximum Ratings†

VCC..............................................................................................................................................................6.5V

All inputs and outputs w.r.t. VSS ...................................................................................................... -0.6V to VCC +1.0V

Storage temperature ...............................................................................................................................-65°C to +150°C

Ambient temp. with power applied ........................................................................................................-40°C to +125°C

ESD protection on all pins ......................................................................................................................≥ 4 kV

> **† NOTICE:** Stresses above those listed under "Maximum ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

### DC CHARACTERISTICS

| DC CHARACTERISTICS | | | VCC = +2.5V to +5.5V<br>Industrial (I):      TAMB = -40°C to +85°C | | | | |
|---|---|---|---|---|---|---|---|
| Param. No. | Sym | Characteristic | Min | Typ | Max | Units | Conditions |
| D1 | VIH1 | High level input voltage | 2.0 | — | VCC +1 | V | VCC ≥ 2.7V |
|  | VIH2 |  | 0.7 VCC | — | VCC +1 | V | VCC ≥ 2.7V |
| D2 | VIL1 | Low level input voltage | -0.3 | — | 0.8 | V | VCC ≥ 2.7V |
|  | VIL2 |  | -0.3 | — | 0.2 VCC | V | VCC ≥ 2.7V |
| D3 | VOL1 | Low level output voltage | — | — | 0.4 | V | IOL = 2.1 mA, VCC = 4.5V |
|  | VOL2 |  | — | — | 0.3 | V | IOL = 100 µA, VCC = 2.5V |
| D4 | VOH1 | High level output voltage | 2.4 | — | — | V | IOL = 400 µA, VCC = 4.5V |
|  | VOH2 |  | VCC-0.2 | — | — | V | IOL = 100 µA, VCC = 2.5V |
| D5 | ILI | Input leakage current | — | — | ±10 | µA | VIN = 0.1V to VCC |
| D6 | ILO | Output leakage current | — | — | ±10 | µA | VOUT = 0.1V to VCC |
| D7 | CIN, COUT | Pin capacitance (all inputs/outputs) | — | — | 7 | pF | VIN/VOUT = 0V **(Note 1 & 2)** TAMB = 25°C, FCLK = 1 MHz |
| D8 | ICC write | Operating current | — | — | 3 | mA | FCLK = 2 MHz, VCC = 5.5V **(Note 2)** |
| D9 | ICC read |  | — | — | 1 | mA | FCLK = 2 MHz, VCC = 5.5V |
|  |  |  | — | — | 500 | µA | FCLK = 1 MHz, VCC = 3.0V |
|  |  |  | — | 100 | — | µA | FCLK = 1 MHz, VCC = 2.5V |
| D10 | ICCS | Standby current | — | — | 100 | µA | CLK = CS = 0V; VCC = 5.5V |
|  |  |  | — | — | 30 | µA | CLK = CS = 0V; VCC = 3.0V |
|  |  |  | — | 3 | — | µA | CLK = CS = 0V; VCC = 2.5V ORG, DI = VSS or VCC |

**Note 1:** This parameter is tested at TAMB = 25°C and FCLK = 1 MHz.
    **2:** This parameter is periodically sampled and not 100% tested.

## AC CHARACTERISTICS

| AC CHARACTERISTICS | | | $V_{CC}$ = +2.5V to +5.5V<br>Industrial (I):        $T_{AMB}$ = -40°C to +85°C | | | | |
|---|---|---|---|---|---|---|---|
| Param. No. | Sym | Characteristic | Min | Typ | Max | Units | Conditions |
| 1 | $F_{CLK}$ | Clock frequency | —<br>— | —<br>— | 2<br>1 | MHz<br>MHz | $V_{CC} \geq 4.5V$<br>$V_{CC} < 4.5V$ |
| 2 | $T_{CKH}$ | Clock high time | 250 | — | — | ns | |
| 3 | $T_{CKL}$ | Clock low time | 250 | — | — | ns | |
| 4 | $T_{CSS}$ | Chip select setup time | 50 | — | — | ns | Relative to CLK |
| 5 | $T_{CSH}$ | Chip select hold time | 0 | — | — | ns | Relative to CLK |
| 6 | $T_{CSL}$ | Chip select low time | 250 | — | — | ns | |
| 7 | $T_{DIS}$ | Data input setup time | 100 | — | — | ns | Relative to CLK |
| 8 | $T_{DIH}$ | Data input hold time | 100 | — | — | ns | Relative to CLK |
| 9 | $T_{PD}$ | Data output delay time | — | — | 400 | ns | CL = 100 pF |
| 10 | $T_{CZ}$ | Data output disable time | — | — | 100 | ns | CL = 100 pf **(Note 2)** |
| 11 | $T_{SV}$ | Status valid time | — | — | 500 | ns | CL = 100 pF |
| 12 | $T_{WC}$ | Program cycle time | — | 4 | 10 | ms | ERASE/WRITE mode |
| 13 | $T_{EC}$ | | — | 8 | 15 | ms | ERAL mode ($V_{CC}$=5V ±10%) |
| 14 | $T_{WL}$ | | — | 16 | 30 | ms | WRAL mode ($V_{CC}$=5V ±10%) |
| 15 | — | Endurance | 1M | — | 1M | cycles | 25°C, $V_{CC}$ = 5.0V, Block Mode **(Note 3)** |

**Note 1:** This parameter is tested at $T_{AMB}$ = 25°C and $F_{CLK}$ = 1 MHz.

**2:** This parameter is periodically sampled and not 100% tested.

**3:** This parameter is not tested but ensured by characterization. For endurance estimates in a specific application, please consult the Total Endurance Model which can be obtained on Microchip's website: www.microchip.com.

**FIGURE 1-1:        SYNCHRONOUS DATA TIMING**

# 93LC46/56/66

**TABLE 1-1: INSTRUCTION SET FOR 93LC46: ORG = 1 (X 16 ORGANIZATION)**

| Instruction | SB | Opcode | Address | Data In | Data Out | Req. CLK Cycles |
|---|---|---|---|---|---|---|
| READ | 1 | 10 | A5 A4 A3 A2 A1 A0 | — | D15 - D0 | 25 |
| EWEN | 1 | 00 | 1 1 X X X X | — | High-Z | 9 |
| ERASE | 1 | 11 | A5 A4 A3 A2 A1 A0 | — | (RDY/$\overline{BSY}$) | 9 |
| ERAL | 1 | 00 | 1 0 X X X X | — | (RDY/$\overline{BSY}$) | 9 |
| WRITE | 1 | 01 | A5 A4 A3 A2 A1 A0 | D15 - D0 | (RDY/$\overline{BSY}$) | 25 |
| WRAL | 1 | 00 | 0 1 X X X X | D15 - D0 | (RDY/$\overline{BSY}$) | 25 |
| EWDS | 1 | 00 | 0 0 X X X X | — | High-Z | 9 |

**TABLE 1-2: INSTRUCTION SET FOR 93LC46: ORG = 0 (X 8 ORGANIZATION)**

| Instruction | SB | Opcode | Address | Data In | Data Out | Req. CLK Cycles |
|---|---|---|---|---|---|---|
| READ | 1 | 10 | A6 A5 A4 A3 A2 A1 A0 | — | D7 - D0 | 18 |
| EWEN | 1 | 00 | 1 1 X X X X X | — | High-Z | 10 |
| ERASE | 1 | 11 | A6 A5 A4 A3 A2 A1 A0 | — | (RDY/$\overline{BSY}$) | 10 |
| ERAL | 1 | 00 | 1 0 X X X X X | — | (RDY/$\overline{BSY}$) | 10 |
| WRITE | 1 | 01 | A6 A5 A4 A3 A2 A1 A0 | D7 - D0 | (RDY/$\overline{BSY}$) | 18 |
| WRAL | 1 | 00 | 0 1 X X X X X | D7 - D0 | (RDY/$\overline{BSY}$) | 18 |
| EWDS | 1 | 00 | 0 0 X X X X X | — | High-Z | 10 |

**TABLE 1-3: INSTRUCTION SET FOR 93LC56: ORG = 1 (X 16 ORGANIZATION)**

| Instruction | SB | Opcode | Address | Data In | Data Out | Req. CLK Cycles |
|---|---|---|---|---|---|---|
| READ | 1 | 10 | X A6 A5 A4 A3 A2 A1 A0 | — | D15 - D0 | 27 |
| EWEN | 1 | 00 | 1 1 X X X X X X | — | High-Z | 11 |
| ERASE | 1 | 11 | X A6 A5 A4 A3 A2 A1 A0 | — | (RDY/$\overline{BSY}$) | 11 |
| ERAL | 1 | 00 | 1 0 X X X X X X | — | (RDY/$\overline{BSY}$) | 11 |
| WRITE | 1 | 01 | X A6 A5 A4 A3 A2 A1 A0 | D15 - D0 | (RDY/$\overline{BSY}$) | 27 |
| WRAL | 1 | 00 | 0 1 X X X X X X | D15 - D0 | (RDY/$\overline{BSY}$) | 27 |
| EWDS | 1 | 00 | 0 0 X X X X X X | — | High-Z | 11 |

**TABLE 1-4: INSTRUCTION SET FOR 93LC56: ORG = 0 (X 8 ORGANIZATION)**

| Instruction | SB | Opcode | Address | Data In | Data Out | Req. CLK Cycles |
|---|---|---|---|---|---|---|
| READ | 1 | 10 | X A7 A6 A5 A4 A3 A2 A1 A0 | — | D7 - D0 | 20 |
| EWEN | 1 | 00 | 1 1 X X X X X X | — | High-Z | 12 |
| ERASE | 1 | 11 | X A7 A6 A5 A4 A3 A2 A1 A0 | — | (RDY/$\overline{BSY}$) | 12 |
| ERAL | 1 | 00 | 1 0 X X X X X X X | — | (RDY/$\overline{BSY}$) | 12 |
| WRITE | 1 | 01 | X A7 A6 A5 A4 A3 A2 A1 A0 | D7 - D0 | (RDY/$\overline{BSY}$) | 20 |
| WRAL | 1 | 00 | 0 1 X X X X X X X | D7 - D0 | (RDY/$\overline{BSY}$) | 20 |
| EWDS | 1 | 00 | 0 0 X X X X X X X | — | High-Z | 12 |

**TABLE 1-5:    INSTRUCTION SET FOR 93LC66: ORG = 1 (X 16 ORGANIZATION)**

| Instruction | SB | Opcode | Address | Data In | Data Out | Req. CLK Cycles |
|---|---|---|---|---|---|---|
| READ | 1 | 10 | A7 A6 A5 A4 A3 A2 A1 A0 | — | D15 - D0 | 27 |
| EWEN | 1 | 00 | 1 1 X X X X X X | — | High-Z | 11 |
| ERASE | 1 | 11 | A7 A6 A5 A4 A3 A2 A1 A0 | — | (RDY/$\overline{BSY}$) | 11 |
| ERAL | 1 | 00 | 1 0 X X X X X X | — | (RDY/$\overline{BSY}$) | 11 |
| WRITE | 1 | 01 | A7 A6 A5 A4 A3 A2 A1 A0 | D15 - D0 | (RDY/$\overline{BSY}$) | 27 |
| WRAL | 1 | 00 | 0 1 X X X X X X | D15 - D0 | (RDY/$\overline{BSY}$) | 27 |
| EWDS | 1 | 00 | 0 0 X X X X X X | — | High-Z | 11 |

**TABLE 1-6:    INSTRUCTION SET FOR 93LC66: ORG = 0 (X 8 ORGANIZATION)**

| Instruction | SB | Opcode | Address | Data In | Data Out | Req. CLK Cycles |
|---|---|---|---|---|---|---|
| READ | 1 | 10 | A8 A7 A6 A5 A4 A3 A2 A1 A0 | — | D7 - D0 | 20 |
| EWEN | 1 | 00 | 1 1 X X X X X X X | — | High-Z | 12 |
| ERASE | 1 | 11 | A8 A7 A6 A5 A4 A3 A2 A1 A0 | — | (RDY/$\overline{BSY}$) | 12 |
| ERAL | 1 | 00 | 1 0 X X X X X X X | — | (RDY/$\overline{BSY}$) | 12 |
| WRITE | 1 | 01 | A8 A7 A6 A5 A4 A3 A2 A1 A0 | D7 - D0 | (RDY/$\overline{BSY}$) | 20 |
| WRAL | 1 | 00 | 0 1 X X X X X X X | D7 - D0 | (RDY/$\overline{BSY}$) | 20 |
| EWDS | 1 | 00 | 0 0 X X X X X X X | — | High-Z | 12 |

# 93LC46/56/66

## 2.0    FUNCTIONAL DESCRIPTION

When the ORG pin is connected to $V_{CC}$, the (x16) organization is selected. When it is connected to ground, the (x8) organization is selected. Instructions, addresses and write data are clocked into the DI pin on the rising edge of the clock (CLK). The DO pin is normally held in a high-Z state except when reading data from the device, or when checking the READY/BUSY status during a programming operation. The ready/busy status can be verified during an Erase/Write operation by polling the DO pin; DO low indicates that programming is still in progress, while DO high indicates the device is ready. The DO will enter the high-Z state on the falling edge of the CS.

### 2.1    START Condition

The START bit is detected by the device if CS and DI are both HIGH with respect to the positive edge of CLK for the first time.

Before a START condition is detected, CS, CLK, and DI may change in any combination (except to that of a START condition), without resulting in any device operation (READ, WRITE, ERASE, EWEN, EWDS, ERAL, and WRAL). As soon as CS is HIGH, the device is no longer in the standby mode.

An instruction following a START condition will only be executed if the required amount of opcode, address and data bits for any particular instruction is clocked in.

After execution of an instruction (i.e., clock in or out of the last required address or data bit) CLK and DI become don't care bits until a new start condition is detected.

### 2.2    Data In/Data Out (DI/DO)

It is possible to connect the Data In and Data Out pins together. However, with this configuration it is possible for a "bus conflict" to occur during the "dummy zero" that precedes the READ operation, if A0 is a logic HIGH level. Under such a condition the voltage level seen at Data Out is undefined and will depend upon the relative impedances of Data Out and the signal source driving A0. The higher the current sourcing capability of A0, the higher the voltage at the Data Out pin.

### 2.3    Data Protection

During power-up, all programming modes of operation are inhibited until $V_{CC}$ has reached a level greater than 1.4V. During power-down, the source data protection circuitry acts to inhibit all programming modes when $V_{CC}$ has fallen below 1.4V at nominal conditions.

The EWEN and EWDS commands give additional protection against accidentally programming during normal operation.

After power-up, the device is automatically in the EWDS mode. Therefore, an EWEN instruction must be performed before any ERASE or WRITE instruction can be executed.

### 2.4    READ

The READ instruction outputs the serial data of the addressed memory location on the DO pin. A dummy zero bit precedes the 16-bit (x16 organization) or 8-bit (x8 organization) output string. The output data bits will toggle on the rising edge of the CLK and are stable after the specified time delay ($T_{PD}$). Sequential read is possible when CS is held high. The memory data will automatically cycle to the next register and output sequentially.

### 2.5    Erase/Write Enable and Disable (EWEN,EWDS)

The 93LC46/56/66 power up in the Erase/Write Disable (EWDS) state. All programming modes must be preceded by an Erase/Write Enable (EWEN) instruction. Once the EWEN instruction is executed, programming remains enabled until an EWDS instruction is executed or $V_{CC}$ is removed from the device. To protect against accidental data disturb, the EWDS instruction can be used to disable all Erase/Write functions and should follow all programming operations. Execution of a READ instruction is independent of both the EWEN and EWDS instructions.

### 2.6    ERASE

The ERASE instruction forces all data bits of the specified address to the logical "1" state. CS is brought low following the loading of the last address bit. This falling edge of the CS pin initiates the self-timed programming cycle.

The DO pin indicates the READY/$\overline{BUSY}$ status of the device if CS is brought high after a minimum of 250 ns low ($T_{CSL}$). DO at logical "0" indicates that programming is still in progress. DO at logical "1" indicates that the register at the specified address has been erased and the device is ready for another instruction.

The ERASE cycle takes 4 ms per word typical.

### 2.7    WRITE

The WRITE instruction is followed by 16-bits (or by 8 bits) of data which are written into the specified address. After the last data bit is put on the DI pin, CS must be brought low before the next rising edge of the CLK clock. This falling edge of CS initiates the self-timed auto-erase and programming cycle.

The DO pin indicates the READY/$\overline{BUSY}$ status of the device if CS is brought high after a minimum of 250 ns low ($T_{CSL}$) and before the entire write cycle is complete. DO at logical "0" indicates that programming is still in progress. DO at logical "1" indicates that the register at

the specified address has been written with the data specified and the device is ready for another instruction.

The WRITE cycle takes 4 ms per word typical.

## 2.8    Erase All (ERAL)

The ERAL instruction will erase the entire memory array to the logical "1" state. The ERAL cycle is identical to the ERASE cycle except for the different opcode. The ERAL cycle is completely self-timed and commences at the falling edge of the CS. Clocking of the CLK pin is not necessary after the device has entered the self clocking mode. The ERAL instruction is guaranteed at 5V ±10%.

The DO pin indicates the READY/BUSY status of the device if CS is brought high after a minimum of 250 ns low (TcsL) and before the entire write cycle is complete.

The ERAL cycle takes (8 ms typical).

## 2.9    Write All (WRAL)

The WRAL instruction will write the entire memory array with the data specified in the command. The WRAL cycle is completely self-timed and commences at the falling edge of the CS. Clocking of the CLK pin is not necessary after the device has entered the self clocking mode. The WRAL command does include an automatic ERAL cycle for the device. Therefore, the WRAL instruction does not require an ERAL instruction but the chip must be in the EWEN status. The WRAL instruction is guaranteed at 5V ±10%.

The DO pin indicates the READY/BUSY status of the device if CS is brought high after a minimum of 250 ns low (Tcsl).

The WRAL cycle takes 16 ms typical.

**FIGURE 2-1:    READ TIMING**



**FIGURE 2-2:    EWEN TIMING**

# 93LC46/56/66

**FIGURE 2-3:** **EWDS TIMING**



**FIGURE 2-4:** **WRITE TIMING**



**FIGURE 2-5:** **WRAL TIMING**



Ensured by Characterization at $V_{CC}$ = 4.5V to +5.5V.

**FIGURE 2-6:** **ERASE TIMING**



**FIGURE 2-7:** **ERAL TIMING**



Ensured by Characterization at Vcc = 4.5V to +5.5V.

# 93LC46/56/66

## 3.0 PIN DESCRIPTION

The descriptions of the pins are listed in Table 3-1.

**TABLE 3-1: PIN FUNCTION TABLE**

| Name | PDIP | SOIC | ROTATED TSSOP | Description |
|---|---|---|---|---|
| CS | 1 | 1 | 3 | Chip Select |
| CLK | 2 | 2 | 4 | Serial Data Clock |
| DI | 3 | 3 | 5 | Serial Data Input |
| DO | 4 | 4 | 6 | Serial Data Output |
| Vss | 5 | 5 | 7 | Ground |
| ORG | 6 | 6 | 8 | Memory Configuration |
| NU | 7 | 7 | 1 | Not Utilized |
| Vcc | 8 | 8 | 2 | +1.8V to 5.5V Power Supply |

### 3.1 Chip Select (CS)

A HIGH level selects the device. A LOW level deselects the device and forces it into standby mode. However, a programming cycle which is already initiated and/or in progress will be completed, regardless of the CS input signal. If CS is brought LOW during a program cycle, the device will go into standby mode as soon as the programming cycle is completed.

CS must be LOW for 250 ns minimum (TCSL) between consecutive instructions. If CS is LOW, the internal control logic is held in a RESET status.

### 3.2 Serial Clock (CLK)

The Serial Clock is used to synchronize the communication between a master device and the 93LC46/56/66. Opcode, address, and data bits are clocked in on the positive edge of CLK. Data bits are also clocked out on the positive edge of CLK.

CLK can be stopped anywhere in the transmission sequence (at HIGH or LOW level) and can be continued anytime with respect to clock HIGH time (TCKH) and clock LOW time (TCKL). This gives the controlling master freedom in preparing opcode, address, and data.

CLK is a "Don't Care" if CS is LOW (device deselected). If CS is HIGH, but START condition has not been detected, any number of clock cycles can be received by the device without changing its status (i.e., waiting for START condition).

CLK cycles are not required during the self-timed WRITE (i.e., auto ERASE/WRITE) cycle.

After detection of a start condition the specified number of clock cycles (respectively LOW to HIGH transitions of CLK) must be provided. These clock cycles are required to clock in all required opcode, address, and data bits before an instruction is executed (see instruction set truth table). CLK and DI then become don't care inputs waiting for a new start condition to be detected.

> **Note:** CS must go LOW between consecutive instructions.

### 3.3 Data In (DI)

Data In is used to clock in a START bit, opcode, address, and data synchronously with the CLK input.

### 3.4 Data Out (DO)

Data Out is used in the READ mode to output data synchronously with the CLK input (TPD after the positive edge of CLK).

This pin also provides READY/BUSY status information during ERASE and WRITE cycles. READY/BUSY status information is available on the DO pin if CS is brought HIGH after being LOW for minimum chip select LOW time (TCSL) and an ERASE or WRITE operation has been initiated.

The status signal is not available on DO, if CS is held LOW or HIGH during the entire WRITE or ERASE cycle. In all other cases DO is in the HIGH-Z mode. If status is checked after the WRITE/ERASE cycle, a pull-up resistor on DO is required to read the READY signal.

### 3.5 Organization (ORG)

When ORG is connected to Vcc, the (x16) memory organization is selected. When ORG is tied to Vss, the (x8) memory organization is selected. ORG can only be floated for clock speeds of 1 MHz or less for the (x16) memory organization. For clock speeds greater than 1 MHz, ORG must be tied to Vcc or Vss.

## 4.0    PACKAGING INFORMATION

### 4.1    Package Marking Information

8-Lead PDIP (300 mil)

```
XXXXXXXX
XXXXXNNN
○  〰 YYWW
```

Example:

```
93LC46
I/PNNN
○  〰 YYWW
```

8-Lead SOIC (150 mil)

```
XXXXXXXX
XXXXXYYWW
○  〰 NNN
```

Example:

```
93LC46
I/SNYYWW
○  〰 NNN
```

8-Lead Rotated SOIC (150 mil)

```
XXXXXXXX
XXXXXYYWW
○  〰 NNN
```

Example:

```
93LC46X
I/SNYYWW
○  〰 NNN
```

| Legend: | XX...X | Customer specific information* |
| --- | --- | --- |
| | YY | Year code (last 2 digits of calendar year) |
| | WW | Week code (week of January 1 is week '01') |
| | NNN | Alphanumeric traceability code |

| **Note**: | In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line thus limiting the number of available characters for customer specific information. |
| --- | --- |

\*    Standard OTP marking consists of Microchip part number, year code, week code, and traceability code.

# 93LC46/56/66

## 8-Lead Plastic Dual In-line (P) – 300 mil (PDIP)



| | Units | INCHES* | | | MILLIMETERS | | |
|---|---|---|---|---|---|---|---|
| Dimension Limits | | MIN | NOM | MAX | MIN | NOM | MAX |
| Number of Pins | n | | 8 | | | 8 | |
| Pitch | p | | .100 | | | 2.54 | |
| Top to Seating Plane | A | .140 | .155 | .170 | 3.56 | 3.94 | 4.32 |
| Molded Package Thickness | A2 | .115 | .130 | .145 | 2.92 | 3.30 | 3.68 |
| Base to Seating Plane | A1 | .015 | | | 0.38 | | |
| Shoulder to Shoulder Width | E | .300 | .313 | .325 | 7.62 | 7.94 | 8.26 |
| Molded Package Width | E1 | .240 | .250 | .260 | 6.10 | 6.35 | 6.60 |
| Overall Length | D | .360 | .373 | .385 | 9.14 | 9.46 | 9.78 |
| Tip to Seating Plane | L | .125 | .130 | .135 | 3.18 | 3.30 | 3.43 |
| Lead Thickness | c | .008 | .012 | .015 | 0.20 | 0.29 | 0.38 |
| Upper Lead Width | B1 | .045 | .058 | .070 | 1.14 | 1.46 | 1.78 |
| Lower Lead Width | B | .014 | .018 | .022 | 0.36 | 0.46 | 0.56 |
| Overall Row Spacing § | eB | .310 | .370 | .430 | 7.87 | 9.40 | 10.92 |
| Mold Draft Angle Top | α | 5 | 10 | 15 | 5 | 10 | 15 |
| Mold Draft Angle Bottom | β | 5 | 10 | 15 | 5 | 10 | 15 |

\* Controlling Parameter
§ Significant Characteristic

**Notes:**
Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side.
JEDEC Equivalent: MS-001
Drawing No. C04-018

© 2002 Microchip Technology Inc.

## 8-Lead Plastic Small Outline (SN) – Narrow, 150 mil (SOIC)



| | Units | INCHES* | | | MILLIMETERS | | |
|---|---|---|---|---|---|---|---|
| | Dimension Limits | MIN | NOM | MAX | MIN | NOM | MAX |
| Number of Pins | n | | 8 | | | 8 | |
| Pitch | p | | .050 | | | 1.27 | |
| Overall Height | A | .053 | .061 | .069 | 1.35 | 1.55 | 1.75 |
| Molded Package Thickness | A2 | .052 | .056 | .061 | 1.32 | 1.42 | 1.55 |
| Standoff § | A1 | .004 | .007 | .010 | 0.10 | 0.18 | 0.25 |
| Overall Width | E | .228 | .237 | .244 | 5.79 | 6.02 | 6.20 |
| Molded Package Width | E1 | .146 | .154 | .157 | 3.71 | 3.91 | 3.99 |
| Overall Length | D | .189 | .193 | .197 | 4.80 | 4.90 | 5.00 |
| Chamfer Distance | h | .010 | .015 | .020 | 0.25 | 0.38 | 0.51 |
| Foot Length | L | .019 | .025 | .030 | 0.48 | 0.62 | 0.76 |
| Foot Angle | f | 0 | 4 | 8 | 0 | 4 | 8 |
| Lead Thickness | c | .008 | .009 | .010 | 0.20 | 0.23 | 0.25 |
| Lead Width | B | .013 | .017 | .020 | 0.33 | 0.42 | 0.51 |
| Mold Draft Angle Top | α | 0 | 12 | 15 | 0 | 12 | 15 |
| Mold Draft Angle Bottom | β | 0 | 12 | 15 | 0 | 12 | 15 |

\* Controlling Parameter
§ Significant Characteristic

**Notes:**
Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side.
JEDEC Equivalent: MS-012
Drawing No. C04-057

**NOTES:**

## ON-LINE SUPPORT

Microchip provides on-line support on the Microchip World Wide Web (WWW) site.

The web site is used by Microchip as a means to make files and information easily available to customers. To view the site, the user must have access to the Internet and a web browser, such as Netscape or Microsoft Explorer. Files are also available for FTP download from our FTP site.

### Connecting to the Microchip Internet Web Site

The Microchip web site is available by using your favorite Internet browser to attach to:

**www.microchip.com**

The file transfer site is available by using an FTP service to connect to:

**ftp://ftp.microchip.com**

The web site and file transfer site provide a variety of services. Users may download files for the latest Development Tools, Data Sheets, Application Notes, User's Guides, Articles and Sample Programs. A variety of Microchip specific business information is also available, including listings of Microchip sales offices, distributors and factory representatives. Other data available for consideration is:

- Latest Microchip Press Releases
- Technical Support Section with Frequently Asked Questions
- Design Tips
- Device Errata
- Job Postings
- Microchip Consultant Program Member Listing
- Links to other useful web sites related to Microchip Products
- Conferences for products, Development Systems, technical information and more
- Listing of seminars and events

### Systems Information and Upgrade Hot Line

The Systems Information and Upgrade Line provides system users a listing of the latest versions of all of Microchip's development systems software products. Plus, this line provides information on how customers can receive any currently available upgrade kits.The Hot Line Numbers are:

1-800-755-2345 for U.S. and most of Canada, and

1-480-792-7302 for the rest of the world.

013001

# 93LC46/56/66

## READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this Data Sheet.

To:     Technical Publications Manager          Total Pages Sent _____

RE:     Reader Response

From:   Name _____

        Company _____

        Address _____

        City / State / ZIP / Country _____

        Telephone: (_____) _____ - _____      FAX: (_____) _____ - _____

Application (optional): _____

Would you like a reply? ____Y ____N

Device:  **93LC46/56/66**          Literature Number:  **DS21712A**

Questions:

1.  What are the best features of this document?

2.  How does this document meet your hardware and software development needs?

3.  Do you find the organization of this data sheet easy to follow? If not, why?

4.  What additions to the data sheet do you think would enhance the structure and subject?

5.  What deletions from the data sheet could be made without affecting the overall usefulness?

6.  Is there any incorrect or misleading information (what and where)?

7.  How would you improve this document?

8.  How would you improve our software, systems, and silicon products?

## PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

| PART NO. | X | /XX |
|---|---|---|
| Device | Temperature Range | Package |

| Device: | | |
|---|---|---|
| | 93LC46: | 1K 2.5V Microwire Serial EEPROM |
| | 93LC46X: | 1K 2.5V Microwire Serial EEPROM in alternate pinouts (SN package only) |
| | 93LC46T: | 1K 2.5V Microwire Serial EEPROM (Tape and Reel) |
| | 93LC46XT: | 1K 2.5V Microwire Serial EEPROM (Tape and Reel) |
| | 93LC56: | 2K 2.5V Microwire Serial EEPROM |
| | 93LC56X: | 2K 2.5V Microwire Serial EEPROM in alternate pinouts (SN package only) |
| | 93LC56T: | 2K 2.5V Microwire Serial EEPROM (Tape and Reel) |
| | 93LC56XT: | 2K 2.5V Microwire Serial EEPROM (Tape and Reel) |
| | 93LC66: | 4K 2.5V Microwire Serial EEPROM |
| | 93LC66X: | 4K 2.5V Microwire Serial EEPROM in alternate pinouts (SN package only) |
| | 93LC66T: | 4K 2.5V Microwire Serial EEPROM (Tape and Reel) |
| | 93LC66XT: | 4K 2.5V Microwire Serial EEPROM (Tape and Reel) |

| Temperature Range: | I | = | -40°C to +85°C |
|---|---|---|---|

| Package: | P | = | Plastic DIP (300 mil body), 8-lead |
|---|---|---|---|
| | SN | = | Plastic SOIC (150 mil Body), 8-lead |

**Examples:**

a) 93LC46-I/P:      1K, 128x8 or 64x16 Serial EEPROM, PDIP package

b) 93LC46-I/SN:    1K, 128x8 or 64x16 Serial EEPROM, SOIC package

c) 93LC46T-I/SN:  1K, 128x8 or 64x16 Serial EEPROM, SOIC package, tape and reel

d) 93LC46X-I/SN:  1K, 128x8 or 64x16 Serial EEPROM, Rotated SOIC package

a) 93LC56-I/P:      2K, 256x8 or 128x16 Serial EEPROM, PDIP package

b) 93LC56-I/SN:    2K, 256x8 or 128x16 Serial EEPROM, SOIC package

c) 93LC56T-I/SN:  2K, 256x8 or 128x16 Serial EEPROM, SOIC package, tape and reel

d) 93LC56X-I/SN:  2K, 256x8 or 128x16 Serial EEPROM, Rotated SOIC package

a) 93LC66-I/P:      4K, 512x8 or 256x16 Serial EEPROM, PDIP package

b) 93LC66-I/SN:    4K, 512x8 or 256x16 Serial EEPROM, SOIC package

c) 93LC66T-I/SN:  4K, 512x8 or 256x16 Serial EEPROM, SOIC package, tape and reel

d) 93LC66X-I/SN:  4K, 512x8 or 256x16 Serial EEPROM, Rotated SOIC package

## Sales and Support

**Data Sheets**

Products supported by a preliminary Data Sheet may have an errata sheet describing minor operational differences and recommended workarounds. To determine if an errata sheet exists for a particular device, please contact one of the following:

1.    Your local Microchip sales office
2.    The Microchip Corporate Literature Center U.S. FAX: (480) 792-7277
3.    The Microchip Worldwide Site (www.microchip.com)

Please specify which device, revision of silicon and Data Sheet (include Literature #) you are using.

**New Customer Notification System**

Register on our web site (www.microchip.com/cn) to receive the most current information on our products.

**NOTES:**

**Trademarks**

# WORLDWIDE SALES AND SERVICE

## AMERICAS

**Corporate Office**
2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 480-792-7200 Fax: 480-792-7277
Technical Support: 480-792-7627
Web Address: http://www.microchip.com

**Rocky Mountain**
2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 480-792-7966 Fax: 480-792-7456

**Atlanta**
500 Sugar Mill Road, Suite 200B
Atlanta, GA 30350
Tel: 770-640-0034 Fax: 770-640-0307

**Boston**
2 Lan Drive, Suite 120
Westford, MA 01886
Tel: 978-692-3848 Fax: 978-692-3821

**Chicago**
333 Pierce Road, Suite 180
Itasca, IL 60143
Tel: 630-285-0071 Fax: 630-285-0075

**Dallas**
4570 Westgrove Drive, Suite 160
Addison, TX 75001
Tel: 972-818-7423 Fax: 972-818-2924

**Detroit**
Tri-Atria Office Building
32255 Northwestern Highway, Suite 190
Farmington Hills, MI 48334
Tel: 248-538-2250 Fax: 248-538-2260

**Kokomo**
2767 S. Albright Road
Kokomo, Indiana 46902
Tel: 765-864-8360 Fax: 765-864-8387

**Los Angeles**
18201 Von Karman, Suite 1090
Irvine, CA 92612
Tel: 949-263-1888 Fax: 949-263-1338

**New York**
150 Motor Parkway, Suite 202
Hauppauge, NY 11788
Tel: 631-273-5305 Fax: 631-273-5335

**San Jose**
Microchip Technology Inc.
2107 North First Street, Suite 590
San Jose, CA 95131
Tel: 408-436-7950 Fax: 408-436-7955

**Toronto**
6285 Northam Drive, Suite 108
Mississauga, Ontario L4V 1X5, Canada
Tel: 905-673-0699 Fax: 905-673-6509

## ASIA/PACIFIC

**Australia**
Microchip Technology Australia Pty Ltd
Suite 22, 41 Rawson Street
Epping 2121, NSW
Australia
Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

**China - Beijing**
Microchip Technology Consulting (Shanghai)
Co., Ltd., Beijing Liaison Office
Unit 915
Bei Hai Wan Tai Bldg.
No. 6 Chaoyangmen Beidajie
Beijing, 100027, No. China
Tel: 86-10-85282100 Fax: 86-10-85282104

**China - Chengdu**
Microchip Technology Consulting (Shanghai)
Co., Ltd., Chengdu Liaison Office
Rm. 2401, 24th Floor,
Ming Xing Financial Tower
No. 88 TIDU Street
Chengdu 610016, China
Tel: 86-28-6766200 Fax: 86-28-6766599

**China - Fuzhou**
Microchip Technology Consulting (Shanghai)
Co., Ltd., Fuzhou Liaison Office
Unit 28F, World Trade Plaza
No. 71 Wusi Road
Fuzhou 350001, China
Tel: 86-591-7503506 Fax: 86-591-7503521

**China - Shanghai**
Microchip Technology Consulting (Shanghai)
Co., Ltd.
Room 701, Bldg. B
Far East International Plaza
No. 317 Xian Xia Road
Shanghai, 200051
Tel: 86-21-6275-5700 Fax: 86-21-6275-5060

**China - Shenzhen**
Microchip Technology Consulting (Shanghai)
Co., Ltd., Shenzhen Liaison Office
Rm. 1315, 13/F, Shenzhen Kerry Centre,
Renminnan Lu
Shenzhen 518001, China
Tel: 86-755-2350361 Fax: 86-755-2366086

**Hong Kong**
Microchip Technology Hongkong Ltd.
Unit 901-6, Tower 2, Metroplaza
223 Hing Fong Road
Kwai Fong, N.T., Hong Kong
Tel: 852-2401-1200 Fax: 852-2401-3431

**India**
Microchip Technology Inc.
India Liaison Office
Divyasree Chambers
1 Floor, Wing A (A3/A4)
No. 11, O'Shaugnessey Road
Bangalore, 560 025, India
Tel: 91-80-2290061 Fax: 91-80-2290062

## Japan

Microchip Technology Japan K.K.
Benex S-1 6F
3-18-20, Shinyokohama
Kohoku-Ku, Yokohama-shi
Kanagawa, 222-0033, Japan
Tel: 81-45-471- 6166 Fax: 81-45-471-6122

**Korea**
Microchip Technology Korea
168-1, Youngbo Bldg. 3 Floor
Samsung-Dong, Kangnam-Ku
Seoul, Korea 135-882
Tel: 82-2-554-7200 Fax: 82-2-558-5934

**Singapore**
Microchip Technology Singapore Pte Ltd.
200 Middle Road
#07-02 Prime Centre
Singapore, 188980
Tel: 65-6334-8870 Fax: 65-6334-8850

**Taiwan**
Microchip Technology Taiwan
11F-3, No. 207
Tung Hua North Road
Taipei, 105, Taiwan
Tel: 886-2-2717-7175 Fax: 886-2-2545-0139

## EUROPE

**Denmark**
Microchip Technology Nordic ApS
Regus Business Centre
Lautrup hoj 1-3
Ballerup DK-2750 Denmark
Tel: 45 4420 9895 Fax: 45 4420 9910

**France**
Microchip Technology SARL
Parc d'Activite du Moulin de Massy
43 Rue du Saule Trapu
Batiment A - ler Etage
91300 Massy, France
Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

**Germany**
Microchip Technology GmbH
Gustav-Heinemann Ring 125
D-81739 Munich, Germany
Tel: 49-89-627-144 0 Fax: 49-89-627-144-44

**Italy**
Microchip Technology SRL
Centro Direzionale Colleoni
Palazzo Taurus 1 V. Le Colleoni 1
20041 Agrate Brianza
Milan, Italy
Tel: 39-039-65791-1 Fax: 39-039-6899883

**United Kingdom**
Arizona Microchip Technology Ltd.
505 Eskdale Road
Winnersh Triangle
Wokingham
Berkshire, England RG41 5TU
Tel: 44 118 921 5869 Fax: 44-118 921-5820

03/01/02