131,072-word \times 16-bit \times 2-bank Synchronous Dynamic RAM

HITACHI

ADE-203-186A (Z) Rev. 1.0 May. 22, 1996

Description

All inputs and outputs are referred to the rising edge of the clock input. The HM5241605C is offered in 2 banks for improved performance.


Features

- 3.3V Power supply
- Clock frequency: 80 MHz/66 MHz/57 MHz (max)
- LVTTL interface
- Single pulsed \overline{RAS}
- 2 Banks can operates simultaneously and independently
- Burst read/write operation and burst read/single write operation capability
- Programmable burst length: 1/2/4/8/full page (256)
- Programmable burst sequence:
 - Sequential
 - Interleave
- Full page burst length capability
 - Sequential burst
 - Burst stop capability
- Programmable CAS latency: 1/2/3
- Byte control by DQMU and DQML
- 1024 refresh cycles: 16 ms
- 2 variations of refresh
 - Auto refresh
 - Self refresh

Ordering Information

Type No.	Frequency	Package
HM5241605CJ-12 HM5241605CJ-15 HM5241605CJ-17	80 MHz 66 MHz 57 MHz	400-mil 50-pin plastic SOJ (CP-50D)
HM5241605CTT-12 HM5241605CTT-15 HM5241605CTT-17	80 MHz 66 MHz 57 MHz	400-mil 50-pin plastic TSOP II (TTP-50D)

Pin Arrangement




Pin Description

Pin name	Function						
A0 to A9	Address input						
	Row address A0 to A8						
	Column address A0 to A7						
	Bank select address A9						
I/O0 to I/O15	Data-input/output						
CS	Chip select						
RAS	Row address strobe command						
CAS	Column address strobe command						
WE	Write enable command						
DQMU	Upper byte input/output mask						
DQML	Lower byte input/output mask						

Pin name	Function
CLK	Clock input
CKE	Clock enable
V _{cc}	Power for internal circuit
V _{ss}	Ground for internal circuit
V _{cc} Q	Power for I/O circuit
V _{cc} V _{ss} V _{cc} Q V _{ss} Q	Ground for I/O circuit
NC	No connection

Block Diagram



Pin Functions

CLK (input pin): CLK is the master clock input to this pin. The other input signals are referred at CLK rising edge.

 \overline{CS} (input pin): When \overline{CS} is Low, the command input cycle becomes valid. When \overline{CS} is High, all inputs are ignored. However, internal operations (bank active, burst operations, etc.) are held.

RAS, **CAS**, and **WE** (input pins): Although these pin names are the same as those of conventional DRAMs, they function in a different way. These pins define operation commands (read, write, etc.) depending on the combination of their voltage levels. For details, refer to the command operation section.

A0 to A8 (input pins): Row address (AX0 to AX8) is determined by A0 to A8 level at the bank active command cycle CLK rising edge. Column address (AY0 to AY7) is determined by A0 to A7 level at the read or write command cycle CLK rising edge. And this column address becomes burst access start address. A8 defines the precharge mode. When A8 = High at the precharge command cycle, both banks are precharged. But when A8 = Low at the precharge command cycle, only the bank that is selected by A9 (BS) is precharged.

A9 (input pin): A9 is a bank select signal (BS). The memory array of the HM5241605C is divided into bank 0 and bank 1, both which contain 512 row \times 256 column \times 16 bits. If A9 is Low, bank 0 is selected, and if A9 is High, bank 1 is selected.

CKE (input pin): This pin determines whether or not the next CLK is valid. If CKE is High, the next CLK rising edge is valid. If CKE is Low, the next CLK rising edge is invalid. This pin is used for power-down and clock suspend modes.

DQMU/DQML (input pins): DQMU controls upper byte and DQML controls lower byte input/output buffers.

Read operation: If DQMU/DQML is High, the output buffer becomes High-Z. If the DQMU/DQML is Low, the output buffer becomes Low-Z.

Write operation: If DQMU/DQML is High, the previous data is held (the new data is not written). If DQMU/DQML is Low, the data is written.

I/O0 to I/O15 (I/O pins): Data is input to and output from these pins. These pins are the same as those of a conventional DRAM.

 V_{cc} and $V_{cc}Q$ (power supply pins): 3.3 V is applied. (V_{cc} is for the internal circuit and $V_{cc}Q$ is for the output buffer.)

 V_{ss} and $V_{ss}Q$ (power supply pins): Ground is connected. (V_{ss} is for the internal circuit and $V_{ss}Q$ is for the output buffer.)

Command Operation

Command Truth Table

The synchronous DRAM recognizes the following commands specified by the \overline{CS} , \overline{RAS} , \overline{CAS} , \overline{WE} and address pins.

Function	Symbol	CKE n - 1	n	CS	RAS	CAS	WE	A9	A 8	A0 to A7
Ignore command	DESL	Н	×	Н	×	×	×	×	×	Х
No operation	NOP	Н	×	L	Н	Н	Н	×	×	×
Burst stop in full page	BST	Н	×	L	Н	Н	L	×	×	×
Column address and read command	READ	Н	×	L	Н	L	Н	V	L	V
Read with auto-precharge	READ A	Н	×	L	Н	L	Н	V	Н	V
Column address and write command	WRIT	Н	×	L	Н	L	L	V	L	V
Write with auto-precharge	WRIT A	Н	×	L	Н	L	L	V	Н	V
Row address strobe and bank active	ACTV	Н	×	L	L	Н	Н	V	V	V
Precharge select bank	PRE	Н	×	L	L	Н	L	V	L	×
Precharge all bank	PALL	Н	×	L	L	Н	L	×	Н	×
Refresh	REF/SELF	Н	V	L	L	L	Н	×	×	×
Mode register set	MRS	Н	×	L	L	L	L	V	V	V

Note: H: V_{H} . L: V_{II} . $\times: V_{H}$ or V_{II} . V: Valid address input

Ignore command [DESL]: When this command is set (\overline{CS} is High), the synchronous DRAM ignore command input at the clock. However, the internal status is held.

No operation [NOP]: This command is not an execution command. However, the internal operations continue.

Burst stop in full-page [BST]: This command stops a full-page burst operation (burst length = full-page (256)), and is illegal otherwise. Full page burst continues until this command is input. When data input/output is completed for a full-page of data (256), it automatically returns to the start address, and input/output is performed repeatedly.

Column address strobe and read command [READ]: This command starts a read operation. In addition, the start address of burst read is determined by the column address (AY0 to AY7) and the bank select address (BS). After the read operation, the output buffer becomes High-Z.

Read with auto precharge [READ A]: This command automatically performs a precharge operation after a burst read with a burst length of 1, 2, 4 or 8. When the burst length is full-page (256), this command is illegal.

Column address strobe and write command [WRIT]: This command starts a write operation. When the burst write mode is selected, the column address (AY0 to AY7) and the bank select address (A9) become the burst write start address. When the single write mode is selected, data is only written to the location specified by the column address (AY0 to AY7) and the bank select address (A9).

Write with auto precharge [WRIT A]: This command automatically performs a precharge operation after a burst write with a length of 1, 2, 4 or 8, or after a single write operation. When the burst length is full-page (256), this command is illegal.

Row address strobe and bank activate [ACTV]: This command activates the bank that is selected by A9 (BS) and determines the row address (AX0 to AX8). When A9 is Low, bank 0 is activated. When A9 is High, bank 1 is activated.

Precharge selected bank [PRE]: This command starts precharge operation for the bank selected by A9. If A9 is Low, bank 0 is selected. If A9 is High, bank 1 is selected.

Precharge all banks [PALL]: This command starts a precharge operation for all banks.

Refresh [**REF**/**SELF**]: This command starts the refresh operation. There are two types of refresh operation, the one is auto refresh, and the other is self refresh. For details, refer to the CKE truth table section.

Mode register set [MRS]: Synchronous DRAM has a mode register that defines how it operates. The mode register is specified by the address pins (A0 to A9) at the mode register set cycle. For details, refer to the mode register configuration. After power on, the contents of the mode register are undefined, execute the mode register set command to set up the mode register.

	CKE			
Symbol	n - 1	n	DQMU	DQML
ENBU	Н	×	L	×
ENBL	Н	×	×	L
MASKU	Н	×	Н	×
MASKL	Н	×	×	Н
	ENBU ENBL MASKU	Symboln - 1ENBUHENBLHMASKUH	Symboln - 1nENBUH×ENBLH×MASKUH×	Symboln - 1nDQMUENBUH×LENBLH××MASKUH×H

DQM Truth Table

Note: H: V_{IH} . L: V_{IL} . \times : V_{IH} or V_{IL} .

The HM5241605C series can mask input/output data by means of DQMU and DQML. DQMU masks the upper byte and DQML masks the lower byte.

During reading, the output buffer is set to Low-Z by setting DQMU/DQML to Low, enabling data output. On the other hand, when DQMU/DQML is set to High, the output buffer becomes High-Z, disabling data output.

During writing, data is written by setting DQMU/DQML to Low. When DQMU/DQML is set to High, the previous data is held (the new data is not written). Desired data can be masked during burst read or burst write by setting DQMU/DQML. For details, refer to the DQM control section of the HM5241605C operating instructions.

CKE Truth Table

Current state	Function		CKE n - 1	n	CS	BAS		WE	Address
Active	Clock suspend mode entry		н.		н	×	×	×	×
Active	Clock suspend mode entry		11	L	11	*	~	~	~
Any	Clock suspend		L	L	×	×	×	×	×
Clock suspend	Clock suspend mode exit		L	Н	L	Н	Н	Н	×
			L	Н	Н	×	×	×	×
Idle	Auto-refresh command	REF	Н	Н	L	L	L	Н	×
Idle	Self-refresh entry	SELF	Н	L	L	L	L	Н	×
Idle	Power down entry		Н	L	L	Н	Н	Н	×
			Н	L	Н	×	×	×	×
Self refresh	Self refresh exit	SELFX	L	Н	L	Н	Н	Н	×
			L	Н	Н	×	×	×	×
Power down	Power down exit		L	Н	L	Н	Н	Н	×
			L	Н	Н	×	×	×	×

Note: H: V_{H} . L: V_{L} . \times : V_{H} or V_{L} .

Clock suspend mode entry: The synchronous DRAM enters clock suspend mode from active mode by setting CKE to Low. The clock suspend mode changes depending on the current status (1 clock before) as shown below.

ACTIVE clock suspend: This suspend mode ignores inputs after the next clock by internally maintaining the bank active status.

READ suspend and READ A suspend: The data being output is held (and continues to be output).

WRITE suspend and WRIT A suspend: In this mode, external signals are not accepted. However, the internal state is held.

Clock suspend: During clock suspend mode, keep the CKL to Low.

Clock suspend mode exit: The synchronous DRAM exits from clock suspend mode by setting CKE to High during the clock suspend state.

IDLE: In this state, all banks are not selected, and completed precharge operation.

Auto refresh command [REF]: When this command is input from the IDLE state, the synchronous DRAM starts auto-refresh operation. (The auto-refresh is the same as the CBR refresh of conventional DRAMs.) During the auto-refresh operation, refresh address and bank select address are generated inside the synchronous DRAM. For every auto-refresh cycle, the internal address counter is updated. Accordingly, 1,024 times are required to refresh the entire memory. Before executing the auto-refresh command, all the banks must be in the IDLE state. In addition, since the precharge for all banks is automatically performed after auto-refresh, no precharge command is required after auto refresh.

Self refresh entry [SELF]: When this command is input during the IDLE state, the synchronous DRAM starts self refresh operation. After the execution of this command, self refresh continues while CKE is

Low. Since self refresh is performed internally and automatically, external refresh operations are unnecessary.

Power down mode entry: When this command is executed during the IDLE state, the synchronous DRAM enters power down mode. In power down mode, power consumption is suppressed by cutting off the initial input circuit.

Self refresh exit: When this command is executed during self refresh mode, the synchronous DRAM can exit from self refresh mode. After exiting from self refresh mode, the synchronous DRAM enters the IDLE state.

Power down exit: When this command is executed at the power down mode, the synchronous DRAM can exit from power down mode. After exiting from power down mode, the synchronous DRAM enters the IDLE state.

Function Truth Table

The following table shows the operations that are performed when each command is issued in each mode of the synchronous DRAM.

Current state	CS	RAS	CAS	WE	Address	Command	Operation
Precharge	Н	×	×	×	×	DESL	Enter IDLE after t _{RP}
Precharge	L	Н	Н	Н	×	NOP	Enter IDLE after t _{RP}
Precharge	L	Н	Н	L	×	BST	ILLEGAL
Precharge	L	Н	L	Н	BA, CA, A8	READ/READ A	ILLEGAL
Precharge	L	Н	L	L	BA, CA, A8	WRIT/WRIT A	ILLEGAL
Precharge	L	L	Н	Н	BA, RA	ACTV	ILLEGAL
Precharge	L	L	Н	L	BA, A8	PRE, PALL	ILLEGAL
Precharge	L	L	L	Н	×	REF, SELF	ILLEGAL
Precharge	L	L	L	L	MODE	MRS	ILLEGAL
Idle	Н	×	×	×	×	DESL	NOP
Idle	L	Н	Н	Н	×	NOP	NOP
Idle	L	Н	Н	L	×	BST	NOP
Idle	L	Н	L	Н	BA, CA, A8	READ/READ A	ILLEGAL
Idle	L	Н	L	L	BA, CA, A8	WRIT/WRIT A	ILLEGAL
Idle	L	L	Н	Н	BA, RA	ACTV	Bank and row active
Idle	L	L	Н	L	BA, A8	PRE, PALL	NOP
Idle	L	L	L	Н	×	REF, SELF	Refresh
Idle	L	L	L	L	MODE	MRS	Mode register set

Current state	CS	RAS	CAS	WE	Address	Command	Operation		
Row active	н	×	×	×	×	DESL	NOP		
Row active	L	Н	Н	Н	×	NOP	NOP		
Row active	L	Н	Н	L	×	BST	NOP		
Row active	L	Н	L	Н	BA, CA, A8	READ/READ A	Begin read		
Row active	L	Н	L	L	BA, CA, A8	WRIT/WRIT A	Begin write		
Row active	L	L	Н	Н	BA, RA	ACTV	Other bank active ILLEGAL on same bank*3		
Row active	L	L	Н	L	BA, A8	PRE, PALL	Precharge		
Row active	L	L	L	Н	×	REF, SELF	ILLEGAL		
Row active	L	L	L	L	MODE	MRS	ILLEGAL		
Read	н	×	×	×	×	DESL	Continue burst to end		
Read	L	Н	Н	Н	×	NOP	Continue burst to end		
Read	L	Н	Н	L	×	BST	Burst stop to full page		
Read	L	Н	L	Н	BA, CA, A8	READ/READ A	Continue burst read to $\overline{\text{CAS}}$ latency and New read		
Read	L	Н	L	L	BA, CA, A8	WRIT/WRIT A	Term burst read/start write		
Read	L	L	Н	Н	BA, RA	ACTV	Other bank active ILLEGAL on sam bank*3		
Read	L	L	Н	L	BA, A8	PRE, PALL	Term burst read and Precharge		
Read	L	L	L	Н	×	REF, SELF	ILLEGAL		
Read	L	L	L	L	MODE	MRS	ILLEGAL		
Read with auto	Н	Х	×	×	×	DESL	Continue burst to end and precharge		
precharge	L	Н	Н	Н	×	NOP	Continue burst to end and precharge		
	L	н	Н	L	×	BST	ILLEGAL		
	L	Н	L	Н	BA, CA, A8	READ/READ A	ILLEGAL		
	L	Н	L	L	BA, CA, A8	WRIT/WRIT A	ILLEGAL		
	L	L	Н	Н	BA, RA	ACTV	Other bank active ILLEGAL on same bank* ³		
	L	L	Н	L	BA, A8	PRE, PALL	ILLEGAL		
	L	L	L	Н	×	REF, SELF	ILLEGAL		
	L	L	L	L	MODE	MRS	ILLEGAL		

Current state	CS	RAS	CAS	WE	Address	Command	Operation
Write	н	×	×	×	×	DESL	Continue burst to end
Write	L	Н	н	Н	×	NOP	Continue burst to end
Write	L	Н	н	L	×	BST	Burst stop on full page
Write	L	Н	L	Н	BA, CA, A8	READ/READ A	Term burst and New read
Write	L	Н	L	L	BA, CA, A8	WRIT/WRIT A	Term burst and New write
Write	L	L	Н	Н	BA, RA	ACTV	Other bank active ILLEGAL on same bank* ³
Write	L	L	Н	L	BA, A8	PRE, PALL	Term burst write and Precharge*2
Write	L	L	L	Н	×	REF, SELF	ILLEGAL
Write	L	L	L	L	MODE	MRS	ILLEGAL
Write with auto	Н	×	×	×	×	DESL	Continue burst to end and precharge
precharge	L	Н	н	Н	×	NOP	Continue burst to end and precharge
	L	Н	н	L	×	BST	ILLEGAL
	L	Н	L	Н	BA, CA, A8	READ/READ A	ILLEGAL
	L	Н	L	L	BA, CA, A8	WRIT/WRIT A	ILLEGAL
	L	L	Н	Η	BA, RA	ACTV	Other bank active ILLEGAL on same bank*3
	L	L	н	L	BA, A8	PRE, PALL	ILLEGAL
	L	L	L	Н	×	REF, SELF	ILLEGAL
	L	L	L	L	MODE	MRS	ILLEGAL
Refresh	Н	×	×	×	×	DESL	Enter IDLE after t _{RC}
(auto refresh)	L	Н	Н	Н	×	NOP	Enter IDLE after t _{RC}
	L	Н	н	L	×	BST	Enter IDLE after t _{RC}
	L	Н	L	Н	BA, CA, A8	READ/READ A	ILLEGAL
	L	Н	L	L	BA, CA, A8	WRIT/WRIT A	ILLEGAL
	L	L	н	Н	BA, RA	ACTV	ILLEGAL
	L	L	н	L	BA, A8	PRE, PALL	ILLEGAL
	L	L	L	Н	×	REF, SELF	ILLEGAL
	L	L	L	L	MODE	MRS	ILLEGAL

Notes 1. H: V_{IH} . L: V_{IL} ×: V_{IH} or V_{IL} .

The other combinations are inhibit.

- 2. An interval of t_{RWL} is required between the final valid data input and the precharge command.
- 3. If t_{RRD} is not satisfied, this operation is illegal.

From [PRECHARGE]

To [DESL], [NOP] or [BST]: When these commands are executed, the synchronous DRAM enters the IDLE state after t_{RP} has elapsed from the completion of precharge.

From [IDLE]

To [DESL], [NOP], [BST], [PRE] or [PALL]: These commands result in no operation.

To [ACTV]: The bank specified by the address pins and the ROW address is activated.

To [REF], [SELF]: The synchronous DRAM enters refresh mode (auto refresh or self refresh).

To [MRS]: The synchronous DRAM enters the mode register set cycle.

From [ROW ACTIVE]

To [DESL], [NOP] or [BST]: These commands result in no operation.

To [READ], [READ A]: A read operation starts. (However, an interval of t_{RCD} is required.)

To [WRIT], [WRIT A]: A write operation starts. (However, an interval of t_{RCD} is required.)

To [ACTV]: This command makes the other bank active. (However, an interval of t_{RRD} is required.) Attempting to make the currently active bank active results in an illegal command.

To [PRE], [PALL]: These commands set the synchronous DRAM to precharge mode. (However, an interval of t_{RAS} is required.)

From [READ]

To [DESL], [NOP]: These commands continue read operations until the burst operation is completed.

To [BST]: This command stops a full-page burst.

To [**READ**], [**READ** A]: Data output by the previous read command continues to be output. After \overline{CAS} latency, the data output resulting from the next command will start.

To [WRIT], [WRIT A]: These commands stop a burst read, and start a write cycle.

To [ACTV]: This command makes other banks bank active. (However, an interval of t_{RRD} is required.) Attempting to make the currently active bank active results in an illegal command.

To [PRE], **[PALL]**: These commands stop a burst read, and the synchronous DRAM enters precharge mode.

From [READ with AUTO-PRECHARGE]

To [**DESL**], [**NOP**]: These commands continue read operations until the burst operation is completed, and the synchronous DRAM then enters precharge mode.

To [ACTV]: This command makes other banks bank active. (However, an interval of t_{RRD} is required.) Attempting to make the currently active bank active results in an illegal command.

From [WRITE]

To [DESL], [NOP]: These commands continue write operations until the burst operation is completed.

To [BST]: This command stops a full-page burst.

To [READ], [READ A]: These commands stop a burst and start a read cycle.

To [WRIT], [WRIT A]: These commands stop a burst and start the next write cycle.

To [ACTV]: This command makes the other bank active. (However, an interval of t_{RRD} is required.) Attempting to make the currently active bank active results in an illegal command.

To [PRE], [PALL]: These commands stop burst write and the synchronous DRAM then enters precharge mode.

From [WRITE with AUTO PRECHARGE]


To [DESL], [NOP]: These commands continue write operations until the burst is completed, and the synchronous DRAM enters precharge mode.

To [ACTV]: This command makes the other bank active. (However, an interval of t_{RRD} is required.) Attempting to make the currently active bank active results in an illegal command.

From [REFRESH]

To [DESL], [NOP], [BST]: After an auto refresh cycle (after t_{RC}), the synchronous DRAM automatically enters the IDLE state.

Simplified State Diagram



Mode Register Configuration

The mode register is set by the input to the address pins (A0 to A9) during mode register set cycles. The mode register consists of five sections, each of which is assigned to address pins.

A9 and A8: (OPCODE): The synchronous DRAM has two types of write modes. One is the burst write mode, and the other is the single write mode. These bits specify write mode.

Burst read and BURST WRITE: Burst write is performed for the specified burst length starting from the column address specified in the write cycle.

Burst read and SINGLE WRITE: Data is only written to the column address specified during the write cycle, regardless of the burst length.

A7: Keep this bit Low at the mode register set cycle.

A6, A5, A4: (LMODE): These pins specify the \overline{CAS} latency.

A3: (BT): A burst type is specified. When full-page burst is performed, only "sequential" can be selected.

A2, A1, A0: (BL): These pins specify the burst length.

A9	A	.8	A7	A6	A5	A4	A3	A2	A1	A0								
OPC	ODE	=	0	LN	<i>I</i> ODE		BT	BT BL										
																<u> </u>		
		A	3 A5	A4	CAS La	itency	A3	Burst	Туре				Burst L	ength				
		(0 0	0		R	0	Sequ	ential	A2	A1	A0	BT = 0	BT = 1				
		0	0 0	1		1	1	1 Interleave		0	0	0	1	1				
		() 1	0		2				0	0	1	2	2				
		() 1	1		3				0	1	0	4	4				
		1	I ×	×		R				0	1	1	8	8				
										1	0	0	R	R				
A9	A8	Wr	ite mo	de						1	0	1	R	R				
0	0	Burs	st read	and	burst wri	te				1	1	0	R	R				
0	1		R							1	1	1	F.P.	R				
1	0 Burst read and SINGLE WRITE									F.F	² . = F	Full P	age (25	6)				
1	1		R							Ri	is Re	serve	ed (inhib	it)				

Burst Sequence

Starting Ad.	Addressing(decimal)			Startin	ng Ad.	Addressing(decimal)			
A0	Sequence	Interleave		A1	A0	Sequence	Interleave		
0	0, 1,	0, 1,		0	0	0, 1, 2, 3,	0, 1, 2, 3,		
1	1, 0,	1, 0,		0	1	1, 2, 3, 0,	1, 0, 3, 2,		
				1	0	2, 3, 0, 1,	2, 3, 0, 1,		
				1	1	3, 0, 1, 2,	3, 2, 1, 0,		

Duis	tieng	ui = 0							
Star	ting A	d.	Addressing(decimal)	ssing(decimal)					
A2	A1	A0	Sequence	Interleave					
0	0	0	0, 1, 2, 3, 4, 5, 6, 7,	0, 1, 2, 3, 4, 5, 6, 7,					
0	0	1	1, 2, 3, 4, 5, 6, 7, 0,	1, 0, 3, 2, 5, 4, 7, 6,					
0	1	0	2, 3, 4, 5, 6, 7, 0, 1,	2, 3, 0, 1, 6, 7, 4, 5,					
0	1	1	3, 4, 5, 6, 7, 0, 1, 2,	3, 2, 1, 0, 7, 6, 5, 4,					
1	0	0	4, 5, 6, 7, 0, 1, 2, 3,	4, 5, 6, 7, 0, 1, 2, 3,					
1	0	1	5, 6, 7, 0, 1, 2, 3, 4,	5, 4, 7, 6, 1, 0, 3, 2,					
1	1	0	6, 7, 0, 1, 2, 3, 4, 5,	6, 7, 4, 5, 2, 3, 0, 1,					
1	1	1	7, 0, 1, 2, 3, 4, 5, 6,	7, 6, 5, 4, 3, 2, 1, 0,					


Operation of HM5241605C Series

Read/Write Operations


Bank active: Before executing a read or write operation, the corresponding bank and the row address must be activated by the bank active (ACTV) command. Either bank 0 or bank 1 is activated according to the status of the A9 pin, and the row address (AX0 to AX8) is activated by the A0 to A8 pins at the bank active command cycle. An interval of t_{RCD} is required between the bank active command input and the following read/write command input.

Read operation: A read operation starts when a read command is input. Output buffer becomes Low-Z in the (CAS Latency - 1) cycle after read command set. HM5241605C series can perform a burst read operation. The burst length can be set to 1,2,4,8 or full-page (256). The start address for a burst read is specified by the column address (AY0 to AY7) and the bank select address (A9) at the read command set cycle. In a read operation, data output starts after the number of cycles specified by the CAS Latency. The CAS Latency can be set to 1, 2, 3. When the burst length is 1, 2, 4 or 8, the Dout buffer automatically becomes High-Z at the next cycle after the successive burst-length data has been output. When the burst length is full-page (256), data is repeatedly output until the burst stop command is input. The CAS latency and burst length must be specified at the mode register.

CAS Latency




Burst Length



Write operation: Burst write or single write mode is selected by the OPCODE (A9, A8) of the mode register.


1. Burst write: A burst write operation is enabled by setting OPCODE (A9, A8) to (0, 0). A burst write starts in the same cycle as a write command set. (The latency of data input is 0.) The burst length can be set to 1, 2, 4, 8, and full-page, like burst read operations. The write start address is specified by the column address (AY0 to AY7) and the bank select address (A9) at the write command set cycle.

Burst Write



2. Single write: A single write operation is enabled by setting OPCODE (A9, A8) to (1, 0). In a single write operation, data is only written to the column address (AY0 to AY7) and the bank select address (A9) specified by the write command set cycle without regard to the burst length setting. (The latency of data input is 0).


Single Write



Auto Precharge


Read with auto precharge: In this operation, since precharge is automatically performed after completing a read operation, a precharge command need not be executed after each read operation. The command executed for the same bank after the execution of this command must be the bank active (ACTV) command. In addition, an interval defined by l_{APR} is required before execution of the next command.

CAS latency	Precharge start cycle
3	2 cycle before the final data is output
2	1 cycle before the final data is output
1	same cycle as the final data is output




Write with auto precharge: In this operation, since precharge is automatically performed after completing a burst write or single write operation, a precharge command need not be executed after each write operation. The command executed for the same bank after the execution of this command must be the bank active (ACTV) command. In addition, an interval of l_{APW} is required between the final valid data input and input of the next command.

Burst Write (Burst Length = 4)



Single Write




Full-page Burst Stop


Burst stop command during burst read: The burst stop (BST) command is used to stop data output during a full-page burst. The BST command sets the output buffer to High-Z and stops the full-page burst read. The timing from command input to the last data changes depending on the \overline{CAS} latency setting. When the \overline{CAS} latency is 3, the data becomes invalid two cycles after the BST command. In addition, the BST command is valid only during full-page burst mode, and is invalid with burst lengths of 1, 2, 4 and 8.

CAS latency	BST to valid data	BST to High impedance
1	0	1
2	1	2
3	2	3


CAS Latency = 1, Burst Length = full page




CAS Latency = 2, Burst Length = full page



CAS Latency = 3, Burst Length = full page



Burst stop command at burst write: The burst stop command (BST command) is used to stop data input during a full-page burst write. Data is still written in the same cycle as the BST command, but no data is written in subsequent cycles. In addition, the BST command is only valid during full-page burst mode, and is invalid with burst lengths of 1, 2, 4 and 8. And an interval of t_{RWL} is required between the BST command and the next precharge command.




Burst Length = full page

Command Intervals

Read command to Read command interval


1. Same bank, same ROW address: When another read command is executed at the same ROW address of the same bank as the preceding read command execution, the second read can be performed after an interval of no less than 1 cycle. Even when the first command is a burst read that is not yet finished, the data read by the second command will be valid.

READ to READ Command Interval (same ROW address in same bank)



2. Same bank, different ROW address: When the ROW address changes on same bank, consecutive read commands cannot be executed; it is necessary to separate the two read commands with a precharge command and a bank-active command.

3. Different bank: When the bank changes, the second read can be performed after an interval of no less than 1 cycle, provided that the other bank is in the bank-active state. Even when the first command is a burst read that is not yet finished, the data read by the second command will be valid.




READ to READ Command Interval (different bank)

Write command to Write command interval

1. Same bank, same ROW address: When another write command is executed at the same ROW address of the same bank as the preceding write command, the second write can be performed after an interval of no less than 1 cycle. In the case of burst writes, the second write command has priority.


WRITE to WRITE Command Interval (same ROW address in same bank)



2. Same bank, different ROW address: When the ROW address changes, consecutive write commands cannot be executed; it is necessary to separate the two write commands with a precharge command and a bank-active command.

3. Different bank: When the bank changes, the second write can be performed after an interval of no less than 1 cycle, provided that the other bank is in the bank-active state. In the case of burst write, the second write command has priority.


WRITE to WRITE Command Interval (different bank)




Read command to Write command interval

1. Same bank, same ROW address: When the write command is executed at the same ROW address of the same bank as the preceding read command, the write command can be performed after an interval of no less than 1 cycle. However, DQMU/DQML must be set High so that the output buffer becomes High-Z before data input.





READ to Write Command Interval (2)




2. Same bank, different ROW address: When the ROW address changes, consecutive write commands cannot be executed; it is necessary to separate the two write commands with a precharge command or a bank-active command.

3. Different bank: When the bank changes, the write command can be performed after an interval of no less than 1 cycle, provided that the other bank is in the bank-active state. However, DQML/DQMU must be set High so that the output buffer becomes High-Z before data input.


Write command to Read command interval

1. Same bank, same ROW address: When the read command is executed at the same ROW address of the same bank as the preceding write command, the write command can be performed after an interval of no less than 1 cycle. However, in the case of a burst write, data will continue to be written until one cycle before the read command is executed.



WRITE to READ Command Interval (1)

WRITE to READ Command Interval (2)




2. Same bank, different ROW address: When the ROW address changes, consecutive write commands cannot be executed; it is necessary to separate the two write commands with a precharge command and a bank-active command.

3. Different bank: When the bank changes, the read command can be performed after an interval of no less than 1 cycle, provided that the other bank is in the bank-active state. However, in the case of a burst write, data will continue to be written until one cycle before the read command is executed (as in the case of the same bank and the same address).


Read command to Precharge command interval (same bank): When the precharge command is executed for the same bank as the read command that preceded it, the minimum interval between the two commands is one cycle. However, since the output buffer then becomes High-Z after the cycles defined by l_{HZP} , there is a possibility that burst read data output will be interrupted, if the precharge command is input during burst read. To read all data by burst read, the cycles defined by l_{EP} must be assured as an interval from the final data output to precharge command execution.

READ to PRECHARGE Command Interval (same bank): To output all data




CAS Latency = 1, Burst Length = 4

CAS Latency = 2, Burst Length = 4




CAS Latency = 3, Burst Length = 4




READ to PRECHARGE Command Interval (same bank): To stop output data


CAS Latency = 1, Burst Length = 2, 4, 8



CAS Latency = 2, Burst Length = 2, 4, 8




CAS Latency = 3, Burst Length = 2, 4, 8





Write command to Precharge command interval (same bank): When the precharge command is executed for the same bank as the write command that preceded it, the minimum interval between the two commands is 1 cycle. However, if the burst write operation is unfinished, the input data must be masked by means of DQMU and DQML for assurance of the cycle defined by t_{RWL} .


WRITE to PRECHARGE Command Interval (same bank)

Burst Length = 4 (To stop write operation)










Bank active command interval


1. Same bank: The interval between the two bank-active commands must be no less than t_{RC} .

Bank active to bank active for same bank




2. In the case of different bank-active commands: The interval between the two bank-active commands must be no less than t_{RRD} .

Bank active to bank active for different bank




Mode register set to Bank-active command interval: The interval between setting the mode register and executing a bank-active command must be no less than t_{RSA} .




DQM Control

The DQMU and DQML mask the lower and upper bytes of the I/O data, respectively. The timing of DQMU/DQML is different during reading and writing.

Reading: When data is read, the output buffer can be controlled by DQMU/DQML. By setting DQMU/DQML to Low, the output buffer becomes Low-Z, enabling data output. By setting DQMU/DQML to High, the output buffer becomes High-Z, and the corresponding data is not output. However, internal reading operations continue. The latency of DQMU/DQML during reading is 2.



Writing: Input data can be masked by DQMU/DQML. By setting DQMU/DQML to Low, data can be written. In addition, when DQMU/DQML is set to High, the corresponding data is not written, and the previous data is held. The latency of DQMU/DQML during writing is 0.



Refresh

Auto refresh: All the banks must be precharged before executing an auto refresh command. Since the auto refresh command updates the interval counter every time it is executed and determines the banks and the ROW addresses to be refreshed, external address specification is not required. The refresh cycle is 1,024 cycles/16 ms. (1,024 cycles are required to refresh all the ROW addresses.) The output buffer becomes High-Z after auto refresh start. In addition, since a precharge has been completed by an internal operation after the auto refresh, an additional precharge operation by the precharge command is not required.

Self refresh: After executing a self refresh command, the self refresh operation continues while CKE is held Low. During self refresh operation, all ROW addresses are refreshed by the internal refresh timer. A self refresh is terminated by a self refresh exit command. After the self refresh, since it is impossible to determine the address of the last ROW to be refreshed, an auto refresh should immediately be performed for all addresses (1,024 cycles).

Others

Power down mode: The synchronous DRAM enters power down mode when CKE goes Low in the IDLE state. In power down mode, power consumption is suppressed by deactivating the input initial circuit. Power down mode continues while CKE is held Low. In addition, by setting CKE to High, the synchronous DRAM exits from the power down mode, and command input is enabled from the next cycle. In this mode, internal refresh is not performed.

Clock suspend mode: By driving CKE to Low during a bank-active or read/write operation, the synchronous DRAM enters clock suspend mode. During clock suspend mode, external input signals are ignored and the internal state is maintained. When CKE is driven High, the synchronous DRAM terminates clock suspend mode, and command input is enabled from the next cycle. For details, refer to the "CKE Truth Table".

Power up sequence: HM5241605C series has two types of power up sequence. Hitachi recommends that the DQMU/DQML and the CKE are set to High to ensure output to be in the high impedance and to prevent from bus contention.

1. During power up sequence, the DQMU/DQML and the CKE must be set to High. When 100 μ s has past after power on, all banks must be precharged using the precharge command. After t_{RP} delay, set the mode register. And after t_{RSA} delay, execute two or more cycles of auto refresh operation as dummy, an interval of t_{RC} is required between two auto refresh commands.

2. During power up sequence, the DQMU/DQML and the CKE must be set to High. When 200 μ s has past after power on, all banks must be precharged using the precharge command. After t_{RP} delay, set 8 or more auto refresh commands. And set the mode register set command to initialize the mode register.

Absolute Maximum Ratings

Parameter	Symbol	Value	Unit	Notes
Voltage on any pin relative to $\rm V_{ss}$	V _T	-1.0 to +5.5	V	1, 2
Supply voltage relative to V _{ss}	V _{cc}	-1.0 to +4.6	V	2
Short circuit output current	lout	50	mA	
Power dissipation	Ρ _τ	1.0	W	
Operating temperature	Topr	0 to +70	°C	
Storage temperature	Tstg	-55 to +125	°C	

Notes: 1. V_{IH} (max) = 5.75 V for pulse width \leq 5 ns.

2. Respect to V_{ss}.

Recommended DC Operating Conditions (Ta = 0 to $+70^{\circ}$ C)

Parameter	Symbol	Min	Мах	Unit	Notes
Supply voltage	V_{cc} , $V_{cc}Q$	3.0	3.6	V	1
	$V_{ss}, V_{ss}Q$	0	0	V	
Input high voltage	V _{IH}	2.0	5.5	V	1, 2
Input low voltage	V _{IL}	-0.3	0.8	V	1, 3

Notes: 1. All voltage referred to V_{ss}

2. V_{IH} (max) = 5.75 V for pulse width \leq 5 ns

3. V_{IL} (min) = -1.0 V for pulse width \leq 5 ns

HM5241605C -12 -15 -17 Parameter Symbol Min Max Min Max Min Max Unit Test conditions Notes 1, 2, 4 Operating current 95 85 75 Burst length = 1 I_{CC1} ____ _____ mΑ $t_{RC} = min$ Standby current I_{CC2} 3 $CKE = V_{IL}, t_{CK} = min$ 3 _ 3 ____ mΑ 5 2 2 2 (Bank Disable) mΑ $CKE = V_{IL}$ 6 $CLK = V_{IL} \text{ or } V_{IH} \text{ Fixed}$ $CKE = V_{IH},$ 39 _ 33 30 3 mΑ _ NOP command, $t_{c\kappa} = min$ Active standby current I_{cc3} 7 7 7 $CKE = V_{IL}, t_{CK} = min,$ mΑ 1, 2 (Bank active) I/O = High-Z40 34 31 $CKE = V_{IH}$, mΑ 1, 2, 3 _ NOP command $t_{cK} = min, I/O = High-Z$ Burst operating current 65 65 60 mΑ $t_{CK} = min, BL = 4$ 1, 2, 4 I_{CC4} _ (CL = 1)(CL = 2) I_{CC4} 100 ____ 100 _ 95 mΑ _

105

70

2

10

10

0.4

-10

-10

2.4

95

65

2

10

10

0.4

mΑ

mΑ

mΑ

μΑ

μΑ

V

V

 $t_{RC} = min$

 $V_{IL} \leq 0.2 \ V$

 $0 \le Vin \le V_{cc}$

I/O = disable

 $I_{OH} = -2 \text{ mA}$

 $I_{OL} = 2 \text{ mA}$

 $0 \le Vout \le V_{cc}$

 $V_{IH} \ge V_{CC} - 0.2$

7

DC Characteristics (Ta = 0 to 70°C, V_{CC} , $V_{CC}Q = 3.3 V \pm 0.3 V$, V_{SS} , $V_{SS}Q = 0 V$)

Notes: 1. I_{cc} depends on output load condition when the device is selected. I_{cc} (max) is specified at the output open condition.

2. One bank operation.

 I_{CC4}

 I_{CC5}

I_{CC6}

 I_{LI}

 I_{LO}

 V_{OH}

 V_{OL}

(CL = 3)

Auto refresh current

Self refresh current

Input leakage current

Output high voltage

Output low voltage

Output leakage

current

3. Input signal transition is once per two CLK cycles.

4. Input signal transition is once per one CLK cycle.

5. After power down mode set, CLK operating current.

120

85

2

10

10

_

0.4

-10

-10

2.4

-10

-10

2.4

_

6. After power down mode set, no CLK operating current.

7. After self refresh mode set, self refresh current.

Capacitance (Ta = 25°C, V_{cc} , $V_{cc}Q = 3.3 V \pm 0.3 V$)

Parameter	Symbol	Тур	Max	Unit	Notes
Input capacitance (Address)	C _{I1}	_	5	pF	1, 3
Input capacitance (Signals)	C _{I2}	—	5	pF	1, 3
Output capacitance (I/O)	Co		7	pF	1, 2, 3

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

2. DQMU/DQML = V_{IH} to disable Dout.

3. This parameter is sampled and not 100% tested.

AC Characteristics (Ta = 0 to 70°C, V_{CC} , $V_{CC}Q = 3.3 V \pm 0.3 V$, V_{SS} , $V_{SS}Q = 0 V$)

		HM5241605C							
		-12		-15		-17		—	
Parameter	Symbol	Min	Мах	Min	Max	Min	Мах	Unit	Notes
System clock cycle time									
(CL = 1)	t _{ck}	30	—	30	—	35	—	ns	1
(CL = 2)	t _{ск}	15	—	15	—	17.5		ns	
(CL = 3)	t _{ck}	12.5		15		17.5		ns	-
CLK high pulse width	t _{скн}	4.5	_	6	_	7	_	ns	1
CLK low pulse width	t _{CKL}	4.5	_	6	_	7		ns	1
Access time from CLK									
(CL = 1)	t _{AC}	_	26	_	30	_	34	ns	1, 2
(CL = 2)	t _{AC}	—	13	—	15	—	16.5	ns	
(CL = 3)	t _{AC}		11		13		15.5	ns	_
Read command to data valid time									
(CL = 1)	t _{ACK}	—	26	—	30	—	34	ns	1
(CL = 2)	t _{ACK}		28		30		34	ns	_
(CL = 3)	t _{ACK}		36		43		50.5	ns	-
Data-out hold time									
(CL = 1)	t _{oH}	4	—	4	—	4	—	ns	1, 2
(CL = 2, 3)	t _{oH}	3	_	3		3		ns	_
CLK to Data-out low impedance	t _{LZ}	0	_	0	_	0		ns	1, 2
CLK to Data-out high impedance									
(CL = 1)	t _{HZ}	4	12	4	15	4	17	ns	1, 3
(CL = 2, 3)	t _{HZ}	3	9	3	10	3	12	ns	

AC Characteristics (Ta = 0 to 70°C, V_{cc} , $V_{cc}Q = 3.3 V \pm 0.3 V$, V_{ss} , $V_{ss}Q = 0 V$) (cont.)

		HM52							
		-12		-15		-17		-	
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Data-in setup time	t _{DS}	3.5	—	4	—	4	—	ns	1
Data in hold time	t _{DH}	1.5	—	2	—	2	—	ns	1
Address setup time	t _{AS}	3.5	_	4	_	4	_	ns	1
Address hold time t _{AH}		1.5	_	2	_	2	_	ns	1
CKE setup time t _{CES}		3.5	_	4	_	4	_	ns	1, 4
CKE setup time for CKE function exit	t _{CESP}	8.5	_	13	_	15	_	ns	1, 5
CKE hold time	t _{CEH}	1.5		2		2		ns	1
CKE hold time for CKE function exit	t _{CEHP}	14	_	17	_	19.5	_	ns	1, 6
$\begin{tabular}{lllllllllllllllllllllllllllllllllll$	t _{cs}	3.5	_	4	_	4	_	ns	1
Command (CS, RAS, CAS, WE, DQM) hold time	t _{CH}	1.5	_	2	_	2	_	ns	1
Ref/Active to Ref/Active command period	t _{RC}	110	_	110	_	120	_	ns	1
Active to precharge command period	t _{RAS}	70	10000	70	10000	75	10000	ns	1
Active to precharge on full page mode	t _{RASC}		80000		80000		80000	ns	1
Active command to column command (same bank)	t _{RCD}	30	—	30	—	35	—	ns	1
Precharge to active command period	t _{RP}	30	_	34	_	34	_	ns	1
The last data-in to Precharge lead time	t _{RWL}	25	_	30	_	35	_	ns	1
Active (a) to Active (b) command period	t _{RRD}	25	_	30	_	35	_	ns	1
Register set to active command	t _{RSA}	25	_	30	_	35	_	ns	1
Transition time (rise to fall)	t _⊤	1	5	1	5	1	5	ns	
Refresh period	t _{REF}	_	16		16	_	16	ms	

Notes: 1. AC measurement assumes $t_T = 1$ ns. Reference level for timing of input signals is 1.40 V.

2. Access time is measured at 1.40 V. Load condition is $C_L = 50 \text{ pF}$ with current source.

3. t_{HZ} (max) defines the time at which the outputs achieves ± 200 mV. Load condition is $C_L = 5 \text{ pF}$ with current source.


 t_{CES} define CKE setup time to CLK rising edge except power down exit command and active clock suspend exit command.

 t_{CESP} define CKE setup time to CLK rising edge for power down exit command and active clock suspend exit command.

 t_{CEHP} define CLK rising edge to CKE hold time for self refresh exit command, power down exit command and active clock suspend exit command.

Test Conditions

- Input and output timing reference levels: 1.4 V
- Input waveform and output load: See following figures.



Relationship Between Frequency and Minimum Latency


		HM5241605C						
Parameter		-12		-15		-17		-
Frequency (MHz) t _{ск} (ns)	Symbol	80 12.5	40 25	66 15	33 30	57 17.5	28.5 35	Note
Active command to column command (same bank)	t _{RCD}	3	2	2	1	2	1	1
Active command to active command (same bank)	t _{RC}	9	5	8	5	7	4	1, = $[t_{RAS} + t_{RP}]$
Active command to precharge command (same bank)	t _{RAS}	6	3	5	3	5	3	1
Precharge command to active command (same bank)	t _{RP}	3	2	3	2	2	1	1
Last data input to precharge command (same bank)	t _{RWL}	2	1	2	1	2	1	1
Active command to active command (different bank)	t _{RRD}	2	1	2	1	2	1	1
Last data in to active command (auto precharge, same bank)	I _{APW}	5	3	5	3	4	2	$= [t_{RWL} + t_{RP}]$
Self refresh exit to command input	ISEC	9	5	8	4	7	4	= [t _{RC}]
Precharge command to high impedance (CAS latency = 1)	I _{HZP}				1		1	
$\overline{(CAS)}$ latency = 2)	I _{HZP}	_	2	2	2	2	2	
$\overline{(CAS)}$ latency = 3)	I _{HZP}	3	3	3	3	3	3	
Last data out to active command (auto precharge, same bank) (CAS latency = 1)	I				2		1	_ [t]
$(\overline{CAS} atency = 1)$	I _{APR}	2	1	2	2		1	$= [t_{RP}]$
$(\overline{CAS} atency = 3)$	I _{APR} I _{APR}	2	1	2	1	1	0	$= [t_{RP}] - 1$ $= [t_{RP}] - 1$

		HM5241605C						
Parameter		-12		-15		-17		-
Frequency (MHz) t _{ск} (ns)	Symbol	80 12.5	40 25	66 15	33 30	57 17.5	28.5 35	Note
Last data out to precharge (early precharge) (CAS latency = 1)	I _{EP}	_	_	_	0	_	0	
$(\overline{CAS} atency = 2)$	I _{EP}	-1	-1	-1	-1	-1	-1	
$(\overline{CAS} atency = 3)$	I _{EP}	-2	-2	-2	-2	-2	-2	
Column command to column command	I _{CCD}	1	1	1	1	1	1	
Write command to data in latency	$I_{\rm WCD}$	0	0	0	0	0	0	
DQM to data in	I _{DID}	0	0	0	0	0	0	
DQM to data out	I _{DOD}	2	2	2	2	2	2	
CKE to CLK disable	I _{CLE}	1	1	1	1	1	1	
Register set to active command	t _{RSA}	2	1	2	1	2	1	
CS to command disable		0	0	0	0	0	0	
Power down exit to command input	I _{PEC}	1	1	1	1	1	1	
Burst stop to output valid data hold (CAS latency = 1)	I _{BSR}	_		_	0		0	
$(\overline{CAS} atency = 2)$	I _{BSR}	1	1	1	1	1	1	
$(\overline{CAS} atency = 3)$	I _{BSR}	2	2	2	2	2	2	
Burst stop to output high impedance (CAS latency = 1)	I _{BSH}	_		_	1		1	
$(\overline{CAS} atency = 2)$	I _{BSH}	2	2	2	2	2	2	
$(\overline{CAS} atency = 3)$	I _{BSH}	3	3	3	3	3	3	
Burst stop to write data ignore	I _{BSW}	1	1	1	1	1	1	


Note: 1. t_{RCD} to t_{RRD} are recommended value.

Timing Waveforms


Read Cycle




Write Cycle




Mode Register Set Cycle




Read Cycle/Write Cycle




Read/Single Write Cycle




Read/Burst Write Cycle




Full Page Read/Write Cycle




Auto Refresh Cycle




Self Refresh Cycle




Clock Suspend Mode




Power Down Mode



Power Up Sequence (1)




Power Up Sequence (2)



Package Dimensions


HM5241605CJ Series (CP-50D)

Unit: mm



HM5241605CTT Series (TTP-50D)

Unit: mm



When using this document, keep the following in mind:

- 1. This document may, wholly or partially, be subject to change without notice.
- 2. All rights are reserved: No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without Hitachi's permission.
- 3. Hitachi will not be held responsible for any damage to the user that may result from accidents or any other reasons during operation of the user's unit according to this document.
- 4. Circuitry and other examples described herein are meant merely to indicate the characteristics and performance of Hitachi's semiconductor products. Hitachi assumes no responsibility for any intellectual property claims or other problems that may result from applications based on the examples described herein.
- 5. No license is granted by implication or otherwise under any patents or other rights of any third party or Hitachi, Ltd.
- 6. MEDICAL APPLICATIONS: Hitachi's products are not authorized for use in MEDICAL APPLICATIONS without the written consent of the appropriate officer of Hitachi's sales company. Such use includes, but is not limited to, use in life support systems. Buyers of Hitachi's products are requested to notify the relevant Hitachi sales offices when planning to use the products in MEDICAL APPLICATIONS.

HITACHI

Hitachi, Ltd.

Semiconductor & IC Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100, Japan Tel: Tokyo (03) 3270-2111 Fax: (03) 3270-5109

For further information write to:

Hitachi America, Ltd. Semiconductor & IC Div. 2000 Sierra Point Parkway Brisbane, CA. 94005-1835 U S A Tel: 415-589-8300 Fax: 415-583-4207 Hitachi Europe GmbH Electronic Components Group Continental Europe Dornacher Straße 3 D-85622 Feldkirchen München Tel: 089-9 91 80-0 Fax: 089-9 29 30 00 Hitachi Europe Ltd. Electronic Components Div. Northern Europe Headquarters Whitebrook Park Lower Cookham Road Maidenhead Berkshire SL6 8YA United Kingdom Tel: 0628-585000 Fax: 0628-778322 Hitachi Asia Pte. Ltd. 16 Collyer Quay #20-00 Hitachi Tower Singapore 0104 Tel: 535-2100 Fax: 535-1533

Hitachi Asia (Hong Kong) Ltd. Unit 706, North Tower, World Finance Centre, Harbour City, Canton Road Tsim Sha Tsui, Kowloon Hong Kong Tel: 27359218 Fax: 27306071

Revision Record

Rev.	Date	Contents of Modification	Drawn by	Approved by
0.0	Apr. 17, 1995	Initial issue	S. Ishikawa	T. Kizaki
0.1	May. 22, 1996	Command Operation Change of Command Truth Table and CKE Truth Table Absolute Maximum Ratings Addition of notes 2 AC Characteristics Addition of t_{CEHP} min: 14/17/19.5 ns t_{RAS} min: 70/70/80 ns to 70/70/75 ns Addition of notes 5, 6 and 7 Relationship Between Frequency and Minimum Latency I_{SEC} : 9/5/8/5/7/4 to 9/5/8/4/7/4 Deletion of notes 2 Timing Waveforms Change of Clock Suspend Mode Addition of note for Power Up Sequence		