

Data sheet acquired from Harris Semiconductor SCHS204

CD74HC4046A, CD74HCT4046A

High-Speed CMOS Logic Phase-Locked-Loop with VCO

#### February 1998

#### Features

- . Operating Frequency Range
  - Up to 18MHz (Typ) at  $V_{CC} = 5V$
  - Minimum Center Frequency of 12MHz at V<sub>CC</sub> = 4.5V
- · Choice of Three Phase Comparators
  - EXCLUSIVE-OR
  - Edge-Triggered JK Flip-Flop
  - Edge-Triggered RS Flip-Flop
- Excellent VCO Frequency Linearity
- VCO-Inhibit Control for ON/OFF Keying and for Low Standby Power Consumption
- Minimal Frequency Drift
- Operating Power Supply Voltage Range
- Fanout (Over Temperature Range)
- Wide Operating Temperature Range . . . -55°C to 125°C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- HC Types
  - 2V to 6V Operation
  - High Noise Immunity:  $N_{IL}$  = 30%,  $N_{IH}$  = 30% of  $V_{CC}$  at  $V_{CC}$  = 5V
- HCT Types
  - 4.5V to 5.5V Operation
  - Direct LSTTL Input Logic Compatibility,
     V<sub>IL</sub>= 0.8V (Max), V<sub>IH</sub> = 2V (Min)
  - CMOS Input Compatibility,  $I_I \le 1\mu A$  at  $V_{OL}$ ,  $V_{OH}$

## Description

The Harris CD74HC4046A and CD74HCT4046A are high-speed silicon-gate CMOS devices that are pin compatible with the CD4046B of the "4000B" series. They are specified in compliance with JEDEC standard number 7.

The CD74HC4046A and CD74HCT4046A are phase-locked-loop circuits that contain a linear voltage-controlled oscillator (VCO) and three different phase comparators (PC1, PC2 and PC3). A signal input and a comparator input are common to each comparator.

The signal input can be directly coupled to large voltage signals, or indirectly coupled (with a series capacitor) to small voltage signals. A self-bias input circuit keeps small voltage signals within the linear region of the input amplifiers. With a passive low-pass filter, the 4046A forms a second-order loop PLL. The excellent VCO linearity is achieved by the use of linear op-amp techniques.

### Ordering Information

PART NUMBER	TEMP. RANGE ( <sup>O</sup> C)	PACKAGE	PKG. NO.
CD74HC4046AE	-55 to 125	16 Ld PDIP	E16.3
CD74HCT4046AE	-55 to 125	16 Ld PDIP	E16.3
CD74HC4046AM	-55 to 125	16 Ld SOIC	M16.15
CD74HCT4046AM	-55 to 125	16 Ld SOIC	M16.15


#### NOTES:

- 1. When ordering, use the entire part number. Add the suffix 96 to obtain the variant in the tape and reel.
- Wafer and die for this part number is available which meets all electrical specifications. Please contact your local sales office or Harris customer service for ordering information.


## **Applications**

- FM Modulation and Demodulation
- Frequency Synthesis and Multiplication
- Frequency Discrimination
- · Tone Decoding
- Data Synchronization and Conditioning
- Voltage-to-Frequency Conversion
- Motor-Speed Control

# **Pinout**



# Functional Diagram



# Pin Descriptions

PIN NUMBER	SYMBOL	NAME AND FUNCTION	
1	PCP <sub>OUT</sub>	Phase Comparator Pulse Output	
2	PC1 <sub>OUT</sub>	Phase Comparator 1 Output	
3	COMPIN	Comparator Input	
4	VCO <sub>OUT</sub>	VCO Output	
5	INH	Inhibit Input	
6	C1 <sub>A</sub>	Capacitor C1 Connection A	
7	C1 <sub>B</sub>	Capacitor C1 Connection B	
8	GND	Ground (0V)	
9	VCO <sub>IN</sub>	VCO Input	
10	DEM <sub>OUT</sub>	Demodulator Output	
11	R <sub>1</sub>	Resistor R1 Connection	
12	R <sub>2</sub>	Resistor R2 Connection	
13	PC2 <sub>OUT</sub>	Phase Comparator 2 Output	
14	SIG <sub>IN</sub>	Signal Input	
15	PC3 <sub>OUT</sub>	Phase Comparator 3 Output	
16	V <sub>CC</sub>	Positive Supply Voltage	




FIGURE 1. LOGIC DIAGRAM

## General Description

### VCO

The VCO requires one external capacitor C1 (between C1<sub>A</sub> and C1<sub>B</sub>) and one external resistor R1 (between R<sub>1</sub> and GND) or two external resistors R1 and R2 (between R<sub>1</sub> and GND, and R<sub>2</sub> and GND). Resistor R1 and capacitor C1 determine the frequency range of the VCO. Resistor R2 enables the VCO to have a frequency offset if required. See logic diagram, Figure 1.

The high input impedance of the VCO simplifies the design of low-pass filters by giving the designer a wide choice of resistor/capacitor ranges. In order not to load the low-pass filter, a demodulator output of the VCO input voltage is provided at pin 10 (DEMOLIT). In contrast to conventional techniques where the DEMOUT voltage is one threshold voltage lower than the VCO input voltage, here the DEMOUT voltage equals that of the VCO input. If DEMOUT is used, a load resistor (RS) should be connected from DEMOUT to GND; if unused, DEMOUT should be left open. The VCO output  $(VCO_{\mbox{\scriptsize OUT}})$  can be connected directly to the comparator input (COMPIN), or connected via a frequency-divider. The VCO output signal has a guaranteed duty factor of 50%. A LOW level at the inhibit input (INH) enables the VCO and demodulator, while a HIGH level turns both off to minimize standby power consumption.

#### **Phase Comparators**

The signal input (SIG<sub>IN</sub>) can be directly coupled to the self-biasing amplifier at pin 14, provided that the signal swing is between the standard HC family input logic levels. Capacitive coupling is required for signals with smaller swings.

#### Phase Comparator 1 (PC1)

This is an Exclusive-OR network. The signal and comparator input frequencies ( $f_i$ ) must have a 50% duty factor to obtain the maximum locking range. The transfer characteristic of PC1, assuming ripple ( $f_r = 2f_i$ ) is suppressed, is:

 $V_{DEMOUT} = (V_{CC}/\pi)$  ( $\phi SIG_{IN}$  -  $\phi COMP_{IN}$ ) where  $V_{DEMOUT}$  is the demodulator output at pin 10;  $V_{DEMOUT} = V_{PC1OUT}$  (via low-pass filter).

The average output voltage from PC1, fed to the VCO input via the low-pass filter and seen at the demodulator output at pin 10 (VDEMOUT), is the resultant of the phase differences of signals (SIGIN) and the comparator input (COMPIN) as shown in Figure 2. The average of VDEM is equal to 1/2 VCC when there is no signal or noise at SIGIN, and with this input the VCO oscillates at the center frequency (fo). Typical waveforms for the PC1 loop locked at fo are shown in Figure 3.

The frequency capture range  $(2f_C)$  is defined as the frequency range of input signals on which the PLL will lock if it was initially out-of-lock. The frequency lock range  $(2f_L)$  is defined as the frequency range of input signals on which the loop will stay locked if it was initially in lock. The capture range is smaller or equal to the lock range.

With PC1, the capture range depends on the low-pass filter characteristics and can be made as large as the lock range. This configuration retains lock behavior even with very noisy input signals. Typical of this type of phase comparator is that it can lock to input frequencies close to the harmonics of the VCO center frequency.




FIGURE 2. PHASE COMPARATOR 1: AVERAGE OUTPUT VOLTAGE vs INPUT PHASE DIFFERENCE:  $V_{DEMOUT} = V_{PC1OUT} = (V_{CC}/\pi) \ (\phi SIG_{IN} - \phi COMP_{IN}); \ \phi_{DEMOUT} = (\phi SIG_{IN} - \phi COMP_{IN})$ 




FIGURE 3. TYPICAL WAVEFORMS FOR PLL USING PHASE COMPARATOR 1, LOOP LOCKED AT  $f_{\rm o}$ 

#### Phase Comparator 2 (PC2)

This is a positive edge-triggered phase and frequency detector. When the PLL is using this comparator, the loop is controlled by positive signal transitions and the duty factors of SIG\_{IN} and COMP\_{IN} are not important. PC2 comprises two D-type flip-flops, control-gating and a three-state output stage. The circuit functions as an up-down counter (Figure 1) where SIG\_{IN} causes an up-count and COMP\_{IN} a down-count. The transfer function of PC2, assuming ripple (fr = fi) is suppressed, is:

 $V_{DEMOUT} = (V_{CC}/4\pi)$  ( $\phi SIG_{IN}$  -  $\phi COMP_{IN}$ ) where  $V_{DEMOUT}$  is the demodulator output at pin 10;  $V_{DEMOUT} = V_{PC2OUT}$  (via low-pass filter).

The average output voltage from PC2, fed to the VCO via the low-pass filter and seen at the demodulator output at pin 10 (VDEMOUT), is the resultant of the phase differences of  $SIG_{\mbox{\footnotesize{IN}}}$  and COMP $_{\mbox{\footnotesize{IN}}}$  as shown in Figure 4. Typical waveforms for the PC2 loop locked at  $f_0$  are shown in Figure 5.




FIGURE 4. PHASE COMPARATOR 2: AVERAGE OUTPUT VOLTAGE vs INPUT PHASE DIFFERENCE:  $V_{DEMOUT} = V_{PC2OUT} = (V_{CC}/4\pi) \ (\phi SIG_{IN} - \phi COMP_{IN}); \ \phi_{DEMOUT} = (\phi SIG_{IN} - \phi COMP_{IN})$ 




FIGURE 5. TYPICAL WAVEFORMS FOR PLL USING PHASE COMPARATOR 2, LOOP LOCKED AT  $f_{\rm O}$ 

When the frequencies of  $SIG_{IN}$  and  $COMP_{IN}$  are equal but the phase of  $SIG_{IN}$  leads that of  $COMP_{IN}$ , the p-type output driver at  $PC2_{OUT}$  is held "ON" for a time corresponding to the phase difference ( $\phi_{DEMOUT}$ ). When the phase of  $SIG_{IN}$  lags that of  $SIG_{IN}$ , the n-type driver is held "ON".

When the frequency of  $SIG_{IN}$  is higher than that of  $COMP_{IN}$ , the p-type output driver is held "ON" for most of the input signal cycle time, and for the remainder of the cycle both n- and p-type drivers are "OFF" (three-state). If the  $SIG_{IN}$  frequency is lower than the  $COMP_{IN}$  frequency, then it is the n-type driver that is held "ON" for most of the cycle. Subsequently, the voltage at the capacitor (C2) of the low-pass filter connected to  $PC2_{OUT}$  varies until the signal and comparator inputs are equal in both phase and frequency. At this stable

point the voltage on C2 remains constant as the PC2 output is in three-state and the VCO input at pin 9 is a high impedance. Also in this condition, the signal at the phase comparator pulse output (PCP<sub>OUT</sub>) is a HIGH level and so can be used for indicating a locked condition.

Thus, for PC2, no phase difference exists between  $SIG_{IN}$  and  $COMP_{IN}$  over the full frequency range of the VCO. Moreover, the power dissipation due to the low-pass filter is reduced because both p- and n-type drivers are "OFF" for most of the signal input cycle. It should be noted that the PLL lock range for this type of phase comparator is equal to the capture range and is independent of the low-pass filter. With no signal present at  $SIG_{IN}$ , the VCO adjusts, via PC2, to its lowest frequency.

#### Phase Comparator 3 (PC3)

This is a positive edge-triggered sequential phase detector using an RS-type flip-flop. When the PLL is using this comparator, the loop is controlled by positive signal transitions and the duty factors of  $SIG_{IN}$  and  $COMP_{IN}$  are not important. The transfer characteristic of PC3, assuming ripple ( $f_r = f_i$ ) is suppressed, is:

 $V_{DEMOUT} = (V_{CC}/2p)$  (fSIG<sub>IN</sub> - fCOMP<sub>IN</sub>) where  $V_{DE-MOUT}$  is the demodulator output at pin 10;  $V_{DEMOUT} = V_{PC3OUT}$  (via low-pass filter).

The average output from PC3, fed to the VCO via the low-pass filter and seen at the demodulator at pin 10 ( $V_{DE-MOUT}$ ), is the resultant of the phase differences of  $SIG_{IN}$  and  $COMP_{IN}$  as shown in Figure 6. Typical waveforms for the PC3 loop locked at  $f_{O}$  are shown in Figure 7.

The phase-to-output response characteristic of PC3 (Figure 6) differs from that of PC2 in that the phase angle between SIG\_{IN} and COMP\_{IN} varies between  $0^{\rm o}$  and  $360^{\rm o}$  and is  $180^{\rm o}$  at the center frequency. Also PC3 gives a greater voltage swing than PC2 for input phase differences but as a consequence the ripple content of the VCO input signal is higher. With no signal present at SIG\_{IN}, the VCO adjusts, via PC3, to its highest frequency.

The only difference between the HC and HCT versions is the input level specification of the INH input. This input disables the VCO section. The comparator's sections are identical, so that there is no difference in the  ${\rm SIG_{IN}}$  (pin 14) or  ${\rm COMP_{IN}}$  (pin 3) inputs between the HC and the HCT versions.




FIGURE 6. PHASE COMPARATOR 3: AVERAGE OUTPUT VOLTAGE vs INPUT PHASE DIFFERENCE:  $V_{DEMOUT} = V_{PC3OUT} = (V_{CC}/2\pi) (\phi SIG_{IN} - \phi COMP_{IN}); \phi_{DEMOUT} = (\phi SIG_{IN} - \phi COMP_{IN})$ 




FIGURE 7. TYPICAL WAVEFORMS FOR PLL USING PHASE COMPARATOR 3, LOOP LOCKED AT fo

## **Absolute Maximum Ratings** DC Supply Voltage, V $_{\mbox{CC}}$ . . . . . . . . . -0.5V to 7V DC Input Diode Current, I<sub>IK</sub> For $V_I < -0.5V$ or $V_I > V_{CC} + 0.5V$ ..... $\pm 20$ mA DC Output Diode Current, I<sub>OK</sub> For $V_O < -0.5V$ or $V_O > V_{CC} + 0.5V$ ......±20mA DC Drain Current, per Output, IO For $-0.5V < V_O < V_{CC} + 0.5V$ ......±25mA DC Output Source or Sink Current per Output Pin, IO

#### **Thermal Information**

Thermal Resistance (Typical, Note 3)	$\theta_{JA}$ (°C/W)
PDIP Package	90
SOIC Package	115
Maximum Junction Temperature	150 <sup>0</sup> C
Maximum Storage Temperature Range	65°C to 150°C
Maximum Lead Temperature (Soldering 10s)	300°C
(SOIC - Lead Tips Only)	

### **Operating Conditions**

Temperature Range, T <sub>A</sub> 55°C to 125°C Supply Voltage Range, V <sub>CC</sub>
HC Types
TIC Typeszv to ov
HCT Types
DC Input or Output Voltage, V <sub>I</sub> , V <sub>O</sub> 0V to V <sub>CO</sub>
Input Rise and Fall Time
2V
4.5V 500ns (Max)
6V

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

#### NOTE:

3.  $\theta_{\mbox{\scriptsize JA}}$  is measured with the component mounted on an evaluation PC board in free air.

#### **DC Electrical Specifications**

		CONDI		V <sub>CC</sub>		25°C		-40°C 1	O 85°C	-55°C T	O 125°C	
PARAMETER	SYMBOL	V <sub>I</sub> (V)	I <sub>O</sub> (mA)	(V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
HC TYPES						-	-					
VCO SECTION												
INH High Level Input	V <sub>IH</sub>	-	-	3	2.1	-	-	2.1	-	2.1	-	V
Voltage				4.5	3.15	-	-	3.15	-	3.15	-	V
				6	4.2	-	-	4.2	-	4.2	-	V
INH Low Level Input	V <sub>IL</sub>	-	-	3	-	-	0.9	-	0.9	-	0.9	V
Voltage				4.5	-	-	1.35	-	1.35	-	1.35	V
				6	-	-	1.8	-	1.8	-	1.8	٧
VCO <sub>OUT</sub> High Level	V <sub>OH</sub>	V <sub>IH</sub> or V <sub>IL</sub>	-0.02	3	2.9	-	-	2.9	-	2.9	-	V
Output Voltage CMOS Loads			-0.02	4.5	4.4	-	-	4.4	-	4.4	-	V
OWIGO Eddas			-0.02	6	5.9	-	-	5.9	-	5.9	-	٧
VCO <sub>OUT</sub> High Level	]		-	-	-	-	-	-	-	-	-	V
Output Voltage TTL Loads			-4	4.5	3.98	-	-	3.84	-	3.7	-	V
TTE Education			-5.2	6	5.48	-	-	5.34	-	5.2	-	V
VCO <sub>OUT</sub> Low Level	V <sub>OL</sub>	V <sub>IH</sub> or V <sub>IL</sub>	0.02	2	-	-	0.1	-	0.1	-	0.1	V
Output Voltage CMOS Loads			0.02	4.5	-	-	0.1	-	0.1	-	0.1	V
OMOO LOGGS			0.02	6	-	-	0.1	-	0.1	-	0.1	V
VCO <sub>OUT</sub> Low Level			-	-	-	-	-	-	-	-	-	V
Output Voltage TTL Loads			4	4.5	-	-	0.26	-	0.33	-	0.4	V
			5.2	6	-	-	0.26	-	0.33	-	0.4	V
C1A, C1B Low Level	V <sub>OL</sub>	V <sub>IL</sub> or V <sub>IH</sub>	4	4.5	-	-	0.40	-	0.47	-	0.54	V
Output Voltage (Test Purposes Only)			5.2	6	-	-	0.40	-	0.47	-	0.54	V

# DC Electrical Specifications (Continued)

		CONDI		V <sub>CC</sub>		25°C		-40°C 1	го 85°C	-55°C T	O 125°C	
PARAMETER	SYMBOL	V <sub>I</sub> (V)	I <sub>O</sub> (mA)	(V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
INH VCO <sub>IN</sub> Input Leakage Current	Ι <sub>Ι</sub>	V <sub>CC</sub> or GND	-	6	-	-	±0.1	-	±1	-	±1	μΑ
R1 Range (Note 4)	-	-	-	4.5	3	-	300	-	-	-	-	kΩ
R2 Range (Note 4)	-	-	-	4.5	3	-	300	-	-	-	-	kΩ
C1 Capacitance	-	-	-	3	-	-	No	-	-	-	-	pF
Range				4.5	-	-	Limit	-	-	-	-	pF
				6	-	-		-	-	-	-	pF
VCO <sub>IN</sub> Operating	-	Over the		3	1.1	-	1.9	-	-	-	-	٧
Voltage Range		specified f		4.5	1.1	-	3.2	-	-	-	-	V
		10, and (Note	35 - 38	6	1.1	-	4.6	-	-	-	-	V
PHASE COMPARATO	R SECTIO	N			•							
SIG <sub>IN</sub> , COMP <sub>IN</sub>	V <sub>IH</sub>	-	-	2	1.5	-	-	1.5	-	1.5	-	V
DC Coupled High-Level Input				4.5	3.15	-	_	3.15	-	3.15	-	V
Voltage				6	4.2	-	-	4.2	-	4.2	-	٧
SIG <sub>IN</sub> , COMP <sub>IN</sub>	V <sub>IL</sub>	-	-	2	-	-	0.5	-	0.5	-	0.5	V
DC Coupled Low-Level Input				4.5	-	-	1.35	-	1.35	-	1.35	V
Voltage				6	-	-	1.8	-	1.8	-	1.8	V
PCP <sub>OUT</sub> , PCn OUT	V <sub>OH</sub>	V <sub>IL</sub> or V <sub>IH</sub>	-0.02	2	1.9	-	-	1.9	-	1.9	-	V
High-Level Output				4.5	4.4	-	-	4.4	-	4.4	-	V
Voltage CMOS Loads				6	5.9	-	-	5.9	-	5.9	-	V
PCP <sub>OUT</sub> , PCn OUT	Voн	V <sub>IL</sub> or V <sub>IH</sub>	-4	4.5	3.98	-	-	3.84	-	3.7	-	V
High-Level Output Voltage TTL Loads			-5.2	6	5.48	-	-	5.34	-	5.2	-	V
PCP <sub>OUT</sub> , PCn OUT	V <sub>OL</sub>	V <sub>IL</sub> or V <sub>IH</sub>	0.02	2	-	-	0.1	-	0.1	-	0.1	V
Low-Level Output				4.5	-	-	0.1	-	0.1	-	0.1	V
Voltage CMOS Loads				6	-	-	0.1	-	0.1	-	0.1	V
PCP <sub>OUT</sub> , PCn OUT	V <sub>OL</sub>	V <sub>IL</sub> or V <sub>IH</sub>	4	4.5	-	-	0.26	-	0.33	-	0.4	V
Low-Level Output Voltage TTL Loads			5.2	6	-	-	0.26	-	0.33	-	0.4	V
SIG <sub>IN</sub> , COMP <sub>IN</sub> Input	l <sub>l</sub>	V <sub>CC</sub> or	-	2	-	-	±3	-	±4	-	±5	μΑ
Leakage Current		GND		3	-	-	±7	-	±9	-	±11	μΑ
				4.5	-	-	±18	-	±23	-	±29	μΑ
				6	-	-	±30	-	±38	-	±45	μΑ
PC2 <sub>OUT</sub> Three-State Off-State Current	l <sub>OZ</sub>	V <sub>IL</sub> or V <sub>IH</sub>	-	6	-	-	±0.5	-	±5	-	±10	μА
SIG <sub>IN</sub> , COMP <sub>IN</sub> Input	R <sub>I</sub>	V <sub>I</sub> at Se		3	-	800	-	-	-	-	-	kΩ
Resistance		Operatio ΔV <sub>I</sub> , 0		4.5	-	250	-	-	-	-	-	kΩ
		See Fig		6	-	150	-	-	-	-	-	kΩ
DEMODULATOR SEC	TION	•			•		•	•	•	•	•	•
Resistor Range	R <sub>S</sub>	at R <sub>S</sub> >		3	50	-	300	-	-	-	-	kΩ
		Leakage Can Infl		4.5	50	-	300	-	-	-	-	kΩ
		V <sub>DEM</sub>		6	50	-	300	-	-	-	-	kΩ

# DC Electrical Specifications (Continued)

		CONDI		V <sub>CC</sub>		25°C		-40°C 1	го 85°C	-55°C T	O 125°C	
PARAMETER	SYMBOL	V <sub>I</sub> (V)	I <sub>O</sub> (mA)	(V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
Offset Voltage VCOIN	V <sub>OFF</sub>	$V_I = V_{VO}$	CO IN =	3	-	±30	-	-	-	-	-	mV
to V <sub>DEM</sub>		V <sub>CC</sub>		4.5	-	±20	-	-	-	-	-	mV
		Values Tal R <sub>S</sub> Ra See Fig	ange	6	-	±10	-	-	-	-	-	mV
Dynamic Output	R <sub>D</sub>	V <sub>DEM</sub> C	OUT =	3	-	25	-	-	-	-	-	Ω
Resistance at		V <sub>CC</sub>		4.5	-	25	-	-	-	-	-	Ω
DEM <sub>OUT</sub>		-		6	-	25	-	-	-	-	-	Ω
Quiescent Device Current	I <sub>CC</sub>	Pins 3, 5 at V <sub>CC</sub> F GND, I <sub>1</sub> a and 14 exclu	Pin 9 at at Pins 3 to be	6	-	-	8	-	80	-	160	μА
HCT TYPES					!	!	!	!	!	!	-	!
VCO SECTION												
INH High Level Input Voltage	V <sub>IH</sub>	-	-	4.5 to 5.5	2	-	-	2	-	2	-	V
INH Low Level Input Voltage	V <sub>IL</sub>	-	-	4.5 to 5.5	-	-	0.8	-	0.8	-	0.8	٧
VCO <sub>OUT</sub> High Level Output Voltage CMOS Loads	V <sub>ОН</sub>	V <sub>IH</sub> or V <sub>IL</sub>	-0.02	4.5	4.4	-	-	4.4	-	4.4	-	V
VCO <sub>OUT</sub> High Level Output Voltage TTL Loads			-4	4.5	3.98	-	-	3.84	-	3.7	-	V
VCO <sub>OUT</sub> Low Level Output Voltage CMOS Loads	V <sub>OL</sub>	V <sub>IH</sub> or V <sub>IL</sub>	0.02	4.5	-	-	0.1	-	0.1	-	0.1	V
VCO <sub>OUT</sub> Low Level Output Voltage TTL Loads			4	4.5	-	-	0.26	-	0.33	-	0.4	V
C1A, C1B Low Level Output Voltage (Test Purposes Only)	V <sub>OL</sub>	V <sub>IH</sub> or V <sub>IL</sub>	4	4.5	-	-	0.40	-	0.47	-	0.54	V
INH VCO <sub>IN</sub> Input Leakage Current	Ιι	Any Vo Between ' GN	V <sub>CC</sub> and	5.5	-		±0.1	-	±1	-	±1	μА
R1 Range (Note 4)	-	-	-	4.5	3	-	300	-	-	-	-	kΩ
R2 Range (Note 4)	-	-	-	4.5	3	-	300	-	-	-	-	kΩ
C1 Capacitance Range	-	-	-	4.5	0	-	No Limit	-	-	-	-	pF
VCO <sub>IN</sub> Operating Voltage Range	-	Over the specified f Linearity So 10, and (Note	for R1 for ee Figure 35 - 38	4.5	1.1	-	3.2	-	-	-	-	V
PHASE COMPARATO	R SECTIO	N			•		•	•	•			
SIG <sub>IN</sub> , COMP <sub>IN</sub> DC Coupled High-Level Input Voltage	V <sub>IH</sub>	-	-	4.5 to 5.5	2	-	-	2	-	2	-	V

# DC Electrical Specifications (Continued)

		CONDI		v <sub>cc</sub>		25°C		-40°C 1	TO 85°C	-55°C T	O 125°C	
PARAMETER	SYMBOL	V <sub>I</sub> (V)	I <sub>O</sub> (mA)	(V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
SIG <sub>IN</sub> , COMP <sub>IN</sub> DC Coupled Low-Level Input Voltage	V <sub>IL</sub>	-	-	4.5 to 5.5	-	-	0.8	-	0.8	-	0.8	V
PCP <sub>OUT</sub> , PCn OUT High-Level Output Voltage CMOS Loads	V <sub>OH</sub>	V <sub>IL</sub> or V <sub>IH</sub>	-	4.5	4.4	-	-	4.4	-	4.4	-	V
PCP <sub>OUT</sub> , PCn OUT High-Level Output Voltage TTL Loads	V <sub>OH</sub>	V <sub>IL</sub> or V <sub>IH</sub>	-	4.5	3.98	-	-	3.84	-	3.7	-	V
PCP <sub>OUT</sub> , PCn OUT Low-Level Output Voltage CMOS Loads	V <sub>OL</sub>	V <sub>IL</sub> or V <sub>IH</sub>	-	4.5	-	-	0.1	-	0.1	-	0.1	V
PCP <sub>OUT</sub> , PCn OUT Low-Level Output Voltage TTL Loads	V <sub>OL</sub>	V <sub>IL</sub> or V <sub>IH</sub>	-	4.5	-	-	0.26	-	0.33	-	0.4	V
SIG <sub>IN</sub> , COMP <sub>IN</sub> Input Leakage Current	II	Any Voltage Between V <sub>CC</sub> and GND	-	5.5	-	-	±30		±38		±45	μА
PC2 <sub>OUT</sub> Three-State Off-State Current	loz	V <sub>IL</sub> or V <sub>IH</sub>	-	5.5	-	-	±0.5	±5	-	-	±10	μА
SIG <sub>IN</sub> , COMP <sub>IN</sub> Input Resistance	R <sub>I</sub>	V <sub>I</sub> at Se Operatio ∆V <sub>I</sub> , 0 See Fig	n Point: ).5V,	4.5	-	250	-	-	-	-	-	kΩ
DEMODULATOR SEC	CTION											
Resistor Range	R <sub>S</sub>	at R <sub>S</sub> > Leakage Can Infl <sup>V</sup> DEM	Current uence	4.5	5	-	300	-	-	-	-	kΩ
Offset Voltage VCO <sub>IN</sub> to V <sub>DEM</sub>	Voff	$V_{I} = V_{VC}$ $\frac{V_{CC}}{2}$ $Values tal$ $R_{S} Ra$ $See Fig$	ken over ange	4.5	-	±20	-	-	-	-	-	mV
Dynamic Output Resistance at DEM <sub>OUT</sub>	R <sub>D</sub>	V <sub>DEM</sub> (V <sub>CC</sub> 2	OUT =	4.5	-	25	-	-	-	-	-	Ω
Quiescent Device Current	Icc	V <sub>CC</sub> or GND	-	5.5	-	-	8	-	80	-	160	μΑ
Additional Quiescent Device Current Per Input Pin: 1 Unit Load	ΔI <sub>CC</sub> Note 6	V <sub>CC</sub> -2.1 Excluding Pin 5	-	4.5 to 5.5	-	100	360	-	450	-	490	μА

### NOTES:

- 4. The value for R1 and R2 in parallel should exceed 2.7k $\!\Omega.$
- 5. The maximum operating voltage can be as high as  $V_{CC}$  -0.9V, however, this may result in an increased offset voltage.
- 6. For dual-supply systems theoretical worst case ( $V_I$  = 2.4V,  $V_{CC}$  = 5.5V) specification is 1.8mA.

# **HCT Input Loading Table**

INPUT	UNIT LOADS
INH	1

NOTE: Unit load is  $\Delta I_{CC}$  limit specific in DC Electrical Specifications Table, e.g., 360µA max. at 25°C.

## **Switching Specifications** $C_L = 50pF$ , Input $t_r$ , $t_f = 6ns$

		TEST			25°C		-40°( 85	°C OT C		C TO 5°C	
PARAMETER	SYMBOL	CONDITIONS	V <sub>CC</sub> (V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
HC TYPES			=								
PHASE COMPARATOR SECTI	ON										
Propagation Delay SIG <sub>IN</sub> , COMP <sub>IN</sub> to PCI <sub>OUT</sub>	t <sub>PLH</sub> , t <sub>PHL</sub>		2	_	_	200	_	250	_	300	ns
0.0 <sub>[[4]</sub> , 00 <sub>[[4</sub> to 1 0.00]			4.5	-	-	40	-	50	-	60	ns
			6	-	-	34	-	43	-	51	ns
SIG <sub>IN</sub> , COMP <sub>IN</sub> to PCP <sub>OUT</sub>			2	-	-	300	-	375	-	450	ns
			4.5	-	-	60	-	75	-	90	ns
			6	-	-	51	-	64	-	77	ns
SIG <sub>IN</sub> , COMP <sub>IN</sub> to PC3 <sub>OUT</sub>			2	-	-	245	-	305	-	307	ns
			4.5	-	-	49	-	61	-	74	ns
			6	-	-	42	-	52	-	63	ns
Output Transition Time	t <sub>THL</sub> , t <sub>TLH</sub>		2	-	-	75	-	95	-	110	ns
			4.5	-	-	15	-	19	-	22	ns
			6	-	-	13	-	16	-	19	ns
Output Enable Time, SIG <sub>IN</sub> ,	t <sub>PZH</sub> , t <sub>PZL</sub>		2	-	-	265	-	330	-	400	ns
COMP <sub>IN</sub> to PC2 <sub>OUT</sub>			4.5	-	-	53	-	66	-	80	ns
			6	-	-	45	-	56	-	68	ns
Output Disable Time, SIG <sub>IN</sub> ,	t <sub>PHZ</sub> , t <sub>PLZ</sub>		2	-	-	315	-	395	-	475	ns
COMP <sub>IN</sub> to PC2 <sub>OUT</sub>			4.5	-	-	63	-	79	-	95	ns
			6	-	-	54	-	67	-	81	ns
AC Coupled Input Sensitivity (p.		V <sub>I(P-P)</sub>	3	-	11	-	-	-	-	-	mV
P) at SIG <sub>IN</sub> or COMP <sub>IN</sub>			4.5	-	15	-	-	-	-	-	mV
			6	-	33	-	-	-	-	-	mV
VCO SECTION											
Frequency Stability with	Δf	$R_1 = 100k\Omega$ ,	3	-		-	T)		-	-	%/°C
Temperature Change	$\overline{\Delta}\overline{T}$	R <sub>2</sub> = ∞	4.5	-		-	0.	11	-	-	%/ºC
			6	ı		-			1	-	%/ºC
Maximum Frequency	f <sub>MAX</sub>	C <sub>1</sub> = 50pF	3	-	24	-	-	-	-	-	MHz
		$R_1 = 3.5k\Omega$ $R_2 = \infty$	4.5	-	24	-	-	-	-	-	MHz
			6	-	24	-	-	-	-	-	MHz
		C <sub>1</sub> = 0pF	3	-	38	-	-	-	-	-	MHz
		$R_1 = 9.1k\Omega$ $R_2 = \infty$	4.5	-	38	-	-	-	-	-	MHz
		_	6	-	38	-	-	-	-	-	MHz

# Switching Specifications $C_L = 50 pF$ , Input $t_{\rm f}, \, t_{\rm f} = 6 ns$ (Continued)

		TEST			25°C		-40 <sup>0</sup> ( 85			C TO 5°C	
PARAMETER	SYMBOL	CONDITIONS	V <sub>CC</sub> (V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
Center Frequency		C <sub>1</sub> = 40pF	3	7	10	-	-	-	-	-	MHz
		$R_1 = 3k\Omega$ $R_2 = \infty$	4.5	12	17	-	-	-	-	-	MHz
		VCO <sub>IN</sub> = VCC/2	6	14	21	-	-	-	-	-	MHz
Frequency Linearity	$\Delta f_{VCO}$	$R_1 = 100k\Omega$	3	-	0.4	-	-	-	-	-	%
		$R_2 = \infty$ $C_1 = 100pF$	4.5	-	0.4	-	-	-	-	-	%
		' '	6	-	0.4	-	-	-	-	-	%
Offset Frequency		$R_2 = 220k\Omega$	3	-	400	-	-	-	-	-	kHz
		C <sub>1</sub> = 1nF	4.5	-	400	-	-	-	-	-	kHz
			6	-	400	-	-	-	-	-	kHz
DEMODULATOR SECTION											
V <sub>OUT</sub> V <sub>S</sub> f <sub>IN</sub>		$R_1 = 100k\Omega$	3	-	-	-	-	-	-	-	mV/kH
		$R_2 = \infty$ $C_1 = 100pF$	4.5	-	330	-	-	-	-	-	mV/kH
		$R_S = 10k\Omega$ $R_3 = 100k\Omega$ $C_2 = 100pF$	6	-	-	-	-	-	-	-	mV/kH
HCT TYPES											
PHASE COMPARATOR SECT	ON										
Propagation Delay SIG <sub>IN</sub> , COMP <sub>IN</sub> to PCI <sub>OUT</sub>	t <sub>PHL</sub> , t <sub>PLH</sub>	C <sub>L</sub> = 50pF	4.5	_	-	45	-	56	-	68	ns
SIG <sub>IN</sub> , COMP <sub>IN</sub> to PCP <sub>OUT</sub>	t <sub>PHL</sub> , t <sub>PLH</sub>	C <sub>L</sub> = 50pF	4.5	-	-	68	-	85	-	102	ns
SIG <sub>IN</sub> , COMP <sub>IN</sub> to PC3 <sub>OUT</sub>	t <sub>PHL</sub> , t <sub>PLH</sub>	C <sub>L</sub> = 50pF	4.5	-	-	58	-	73	-	87	ns
Output Transition Time	t <sub>TLH</sub> , t <sub>THL</sub>	C <sub>L</sub> = 50pF	4.5	-	-	15	-	19	-	22	ns
Output Enable Time, SIG <sub>IN</sub> , COMP <sub>IN</sub> to PC2 <sub>OUT</sub>	t <sub>PZH</sub> , t <sub>PZL</sub>	C <sub>L</sub> = 50pF	4.5	-	-	60	-	75	-	90	pF
Output Disable Time, $SIG_{IN}$ , $COMP_{IN}$ to $PCZ_{OUT}$	t <sub>PHZ</sub> , t <sub>PLZ</sub>	C <sub>L</sub> = 50pF	4.5	-	-	68	-	85	-	102	pF
AC Coupled Input Sensitivity		V <sub>I(P-P)</sub>	3	-	11	-	-	-	-	-	mV
(P-P) at SIGIN or COMPIN			4.5	-	15	-	-	-	-	-	mV
			6	-	33	-	-	-	-	-	mV
VCO SECTION											
Frequency Stability with Temperature Change	$\frac{\Delta f}{\Delta T}$	$R_1 = 100k\Omega$ , $R_2 = \infty$	4.5	-	0.11	-	-	-	-	-	%/ºC
Maximum Frequency	f <sub>MAX</sub>	$C_1 = 50pF$ $R_1 = 3.5k\Omega$ $R_2 = \infty$	4.5	-	24	-	-	-	-	-	MHz
		$C_1 = 0pF$ $R_1 = 9.1k\Omega$ $R_2 = \infty$	4.5	-	38	-	-	-	-	-	MHz
Center Frequency		C <sub>1</sub> = 40pF	3	7	10	-	-	-	-	-	MHz
		$R_1 = 3k\Omega$ $R_2 = \infty$	4.5	12	17	-	-	-	-	-	MHz
		VCO <sub>IN</sub> = VCC/2	6	14	21	-	-	-	-	-	MHz

Switching Specifications  $C_L = 50pF$ , Input  $t_r$ ,  $t_f = 6ns$  (Continued)

		TEST			25°C		-40°( 85°		-55 <sup>0</sup> ( 125		
PARAMETER	SYMBOL	CONDITIONS	V <sub>CC</sub> (V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
Frequency Linearity	Δf <sub>VCO</sub>	$R_1 = 100k\Omega$ $R_2 = \infty$ $C_1 = 100pF$	4.5	-	0.4	-	-	-	-	-	%
Offset Frequency		$R_2 = 220k\Omega$ $C_1 = 1nF$	4.5	-	400	-	-	-	-	-	kHz
DEMODULATOR SECTION			•								
V <sub>OUT</sub> V <sub>S</sub> f <sub>IN</sub>		$R_1 = 100k\Omega$ $R_2 = \infty$ $C_1 = 100pF$ $R_S = 10k\Omega$ $R_3 = 100k\Omega$ $C_2 = 100pF$	4.5	-	330	-	-	-	-	-	mV/kHz

### Test Circuits and Waveforms




FIGURE 8. INPUT TO OUTPUT PROPAGATION DELAYS AND OUTPUT TRANSITION TIMES




FIGURE 9. THREE STATE ENABLE AND DISABLE TIMES FOR  $\mathsf{PC2}_\mathsf{OUT}$ 

## **Typical Performance Curves**




FIGURE 10. TYPICAL INPUT RESISTANCE CURVE AT SIGIN,  ${\sf COMP_{IN}}$ 




FIGURE 11. HC/HCT4046A R1 (MIN) OR R2 (MIN) vs SUPPLY VOLTAGE ( $V_{CC}$ )




FIGURE 12. HC4046A TYPICAL CENTER FREQUENCY vs R1, C1 ( $V_{CC} = 4.5V$ )




FIGURE 13. HC4046A TYPICAL CENTER FREQUENCY vs R1, C1 (V<sub>CC</sub> = 6V)




FIGURE 14. HC4046A TYPICAL CENTER FREQUENCY vs R1, C1 (V<sub>CC</sub> = 3V, R2 = OPEN)




FIGURE 15. HCT4046A TYPICAL CENTER FREQUENCY vs R1, C1 (V<sub>CC</sub> = 4.5V)




FIGURE 16. HCT4046A TYPICAL CENTER FREQUENCY vs R1, C1 ( $V_{CC} = 5.5V$ )




FIGURE 17. HC4046A TYPICAL VCO FREQUENCY vs VCO $_{\mbox{\scriptsize IN}}$  (R1 = 1.5M $_{\Omega}$ , C1 = 50pF)




FIGURE 18. HC4046A TYPICAL VCO FREQUENCY vs VCO\_IN (R1 =  $1.5M\Omega$ , C1 =  $0.1\mu F$ )




FIGURE 19. HC4046A TYPICAL VCO FREQUENCY vs VCO IN (R1 = 150k $\Omega$ , C1 = 0.1 $\mu$ F)




FIGURE 20. HC4046A TYPICAL VCO FREQUENCY vs VCO<sub>IN</sub>  $(R1 = 5.6k\Omega, C1 = 0.1\mu F)$ 




FIGURE 21. HC4046A TYPICAL VCO FREQUENCY vs VCO<sub>IN</sub> (R1 = 150k $\Omega$ , C1 = 0.1 $\mu$ F)




FIGURE 22. HC4046A TYPICAL VCO FREQUENCY vs VCO  $_{IN}$  (R1 = 5.6k $\Omega$ , C1 = 50pF)




FIGURE 23. HC4046A TYPICAL CHANGE IN VCO FREQUENCY vs AMBIENT TEMPERATURE AS A FUNCTION OF R1 ( $V_{CC}$  = 3V)




FIGURE 24. HC4046A TYPICAL CHANGE IN VCO FREQUENCY VS AMBIENT TEMPERATURE AS A FUNCTION OF R1 (V<sub>CC</sub> = 4.5V)




FIGURE 26. HCT4046A TYPICAL CHANGE IN VCO FREQUENCY vs AMBIENT TEMPERATURE AS A FUNCTION OF R1




FIGURE 25. HC4046A TYPICAL CHANGE IN VCO FREQUENCY VS AMBIENT TEMPERATURE AS A FUNCTION OF R1 (V<sub>CC</sub> = 6V)




FIGURE 27. HC4046A TYPICAL CHANGE IN VCO FREQUENCY vs AMBIENT TEMPERATURE AS A FUNCTION OF R1 ( $V_{\rm CC}$  = 4.5V)




FIGURE 28. HC4046A OFFSET FREQUENCY vs R2, C1 ( $V_{CC}$  = 4.5V)




FIGURE 30. HCT4046A OFFSET FREQUENCY vs R2, C1  $(V_{CC} = 4.5V)$ 




FIGURE 32. HC4046A  $f_{MIN}/f_{MAX}$  vs R2/R1 ( $V_{CC} = 3V, 4.5V, 6V$ )




FIGURE 29. HC4046A OFFSET FREQUENCY vs R2, C1 ( $V_{CC}$  = 3V)




FIGURE 31. HC4046A AND HCT4046A OFFSET FREQUENCY vs R2, C1 (V $_{\rm CC}$  = 6V, V $_{\rm CC}$  = 5.5V)




FIGURE 33. HCT4046A  $f_{MAX}/f_{MIN}$  vs R2/R1 ( $V_{CC} = 4.5V$  TO 5.5V)




FIGURE 34. DEFINITION OF VCO FREQUENCY LINEARITY




FIGURE 36. HC4046A VCO LINEARITY vs R1 (V<sub>CC</sub> = 3V)




FIGURE 38. HCT4046A VCO LINEARITY vs R1 ( $V_{CC}$  = 4.5V,  $V_{CC}$  = 5.5V)




FIGURE 35. HC4046A VCO LINEARITY vs R1 (V<sub>CC</sub> = 4.5V)




FIGURE 37. HC4046A VCO LINEARITY vs R1 (V<sub>CC</sub> = 6V)





FIGURE 39. HC4046A DEMODULATOR POWER DISSIPATION vs RS (TYP) ( $V_{CC} = 3V, 4.5V, 6V$ )







FIGURE 40. HCT4046A DEMODULATOR POWER DISSIPATION vs RS (TYP) ( $V_{\rm CC}$  = 3V, 4.5V, 6V)








FIGURE 42. HCT4046A VCO POWER DISSIPATION vs R2 (C1 = 50pF,  $1\mu$ F)

FIGURE 43. HCT4046A VCO POWER DISSIPATION vs R1 (C1 = 50pF,  $1\mu$ F)




FIGURE 44. HC4046A VCO POWER DISSIPATION vs R2 (C1 = 50pF,  $1\mu$ F)

### HC/HCT4046A C<sub>PD</sub>

CHIP SECTION	нс	нст	UNIT
Comparator 1	48	50	pF
Comparators 2 and 3	39	48	pF
vco	61	53	pF

# **Application Information**


This information is a guide for the approximation of values of external components to be used with the CD74HC4046A and CD74HCT4046A in a phase-lock-loop system.

References should be made to Figures 12 through 16 and Figures 28 through 33 as indicated in the table.

Values of the selected components should be within the following ranges:

R1 Between  $3k\Omega$  and  $300k\Omega$ R2 Between  $3k\Omega$  and  $300k\Omega$ R1 + R2 Parallel Value > 2.7kΩ C1 Greater Than 40pF

SUBJECT	PHASE COMPARATOR	DESIGN CONSIDERATIONS		
VCO Frequency Without Extra Offset	PC1, PC2 or PC3	VCO Frequency Characteristic With R2 = $\infty$ and R1 within the range $3k\Omega$ < R1 < $300k\Omega$ , the characteristics of the VCO operation will be as shown in Figures 12 - 16. (Due to R1, C1 time constant a small offset remains when R2 = $\infty$ .)		
		f <sub>MAX</sub>		
		fvco		
		f <sub>o</sub> 2f <sub>L</sub>		
		f <sub>MIN</sub>		
		MIN 1/2 V <sub>CC</sub> V <sub>VCOIN</sub> MAX		
PC1 PC2 or PC3		FIGURE 45. FREQUENCY CHARACTERISTIC OF VCO OPERATING WITHOUT OFFSET: f <sub>o</sub> = CENTER FREQUENCY: 2f <sub>L</sub> = FREQUENCY LOCK RANGE		
	PC1	Selection of R1 and C1 Given f <sub>0</sub> , determine the values of R1 and C1 using Figures 12 - 16.		
	PC2 or PC3	Given $f_{MAX}$ calculate $f_0$ as $f_{MAX}/2$ and determine the values of R1 and C1 using Figures 12 - 16. To obtain $2f_L$ : $2f_L \approx 1.2$ ( $V_{CC}$ - 1.8V)/(R1C1) where valid range of $VCO_{IN}$ is 1.1V < $VCO_{IN}$ < $V_{CC}$ - 0.9V		
VCO Frequency with Extra Offset	PC1, PC2 or PC3	VCO Frequency Characteristic With R1 and R2 within the ranges $3k\Omega$ < R1 < $300k\Omega$ , $3k\Omega$ , < R2 < $300k\Omega$ , the characteristic of the VCO operation will be as shown in Figures 28 - 33.		
		f <sub>MAX</sub> f <sub>VCO</sub> f <sub>o</sub>		
		f <sub>MIN</sub>		
		MIN 1/2 V <sub>CC</sub> V <sub>VCOIN</sub> MAX		
		FIGURE 46. FREQUENCY CHARACTERISTIC OF VCO OPERATING WITH OFFSET:  f <sub>0</sub> = CENTER FREQUENCY: 2f <sub>L</sub> = FREQUENCY LOCK RANGE		
	PC1, PC2 or PC3	Selection of R1, R2 and C1 Given $f_0$ and $f_L$ , offset frequency, $f_{MIN}$ , may be calculated from $f_{MIN} \approx f_0$ - 1.6 $f_L$ . Obtain the values of C1 and R2 by using Figures 28 - 31. Calculate the values of R1 from Figures 32 - 33.		



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated