

SED1520/21

DESCRIPTION

The SED1520 is a dot matrix LCD driver LSI intended for display of characters and graphics. The bit-addressable display data which is sent from a microcomputer is stored in a built-in display data RAM and generates the LCD drive signal.


The SED1520 incorporates innovative circuit design strategies to assure very low current dissipation and a wide range of operating voltages. With these features, the SED1520 permits the user to implement high-performance handy systems operating from a miniature battery.

In order for the user to adaptively configure his system, the SED1520 family offers two application forms. One form allows an LCD display of 12 characters \times 2 lines with an indicator with a single chip. The other is dedicated to driving a total of 80 segments, enabling a medium-size display to be achieved by using a minimum number of drivers.

FEATURES

- Low-power CMOS technology
- Fast CPU 8-bit data interface (80xx, 68xx)
- Segment output 61 outputs
- Common output 16 outputs
- Duty cycle SED1520 1/16 to 1/32
SED1521 1/8 to 1/32
- Built-in display data RAM 2560 bits
- Rich display command setting
- On-chip CR oscillation circuit
- Recommended expansion segment driver: 80 bit
- Master/slave operation is supported
- Low power consumption 30 μ W
- LCD voltage 3.5 to 13V
- Single power supply 2.4 to 7.0V
- Package QFP5-100 pin (F0A, FAA)
QFP15-100 pin (F0C, FAC)
Al pad (D0A, DAA)
Au bump (D0B, DAB)
TAB (T0A)

SYSTEM BLOCK DIAGRAM




SED1520/21


● SED1520 family specifications:

Product Name	Clock Frequency		Applicable Driver	No. of SEG Drivers	No. of COM Drivers
	On Chip	External			
SED1520FOA	18kHz	18kHz	SED1520FOA,	61	16
SED1521FOA	—	18kHz	SED1521FOA	80	0
SED1520FAA	—	2kHz	SED1520FAA,	61	16
SED1521FAA	—	2kHz	SED1521FAA, HD44103CH	80	0

■ BLOCK DIAGRAM



■ PINOUT



■ PIN DESCRIPTION

Terminal Name	Function
DB0~DB7	Data input
A0	Selects display data or instructions. HIGH: Display data. LOW: Instructions.
RES	Resets the system and selects the interface type for a 68-port/80-port MPU. HIGH: 68-port MPU interface. LOW: 80-port MPU interface.
CS	Chip Select input. LOW: Active level sensing.
E (RD)	Read/Write Enable signal when a 68-port MPU is connected. (Active-LOW Read Enable signal when an 80-port MPU is connected.)
R/W (WR)	Read/Write Select signal when a 68-port MPU is connected. HIGH: Read Select LOW: Write Select (Active-LOW Write Enable input when an 80-port MPU is connected. Rising edge sensing.)
CL	External clock input (only effective with external clock types).
FR	LCD Frame (AC-conversion) signal input/output.
SEG0~SEG60	Segment output for driving the LCD.
COM0~COM15 (COM31~COM16)	Common output for driving the LCD.
M/S	Master/Slave Select signal
VDD	5V power supply.
VSS	0V power supply (GND level).
V1, V2, V3, V4, V5	Power supplies for driving the LCD. VDD ≥ V1 ≥ V2 ≥ V3 ≥ V4 ≥ V5

■ MODEL CLASSIFICATION

Model Name	Operating Clock		Connectable Drivers	SEG Driver	COM driver
	Internal oscillator	External clock			
SED1520Fo*	18 KHz	18 kHz	SED1520Fo*, SED1521Fo*	61 ports	16 ports
SED1520FA*	—	2 KHz	SED1520FA*, SED1521FA*	61 ports	16 ports

■ ELECTRICAL CHARACTERISTICS

● Absolute Maximum Ratings

($V_{DD} = 0V$, $V_{DD} \geq V1 \geq V2 \geq V3 \geq V4 \geq V5$)

Parameter	Symbol	Ratings	Unit
Supply voltage (1)	V _{SS}	-8.0 to 0.3	V
Supply voltage (2)	V ₅	-16.5 to 0.3	V
Supply voltage (3)	V ₁ , V ₄ V ₂ , V ₃	V ₅ to 0.3	V
Input voltage	V _I	V _{SS} -0.3 to 0.3	V
Output voltage	V _O	V _{SS} -0.3 to 0.3	V
Permissible loss	P _D	250	mW
Operating temperature	T _{opr}	-30 to 85	°C
Storage temperature	T _{stg}	-65 to 150	°C
Soldering temperature	T _{sol}	260°C for 10 s (at leads)	—

● DC Characteristics

V_{DD} = 0V, T_a = -20 to 75°C

Parameter		Symbol	Condition	Min	Typ	Max	Unit	Applicable Pin	
Operating voltage (1)*1	Recommended	V _{SS}		-5.5	-5.0	-4.5	V	V _{SS}	
	Potential			-7.0	—	-2.4			
Operating voltage (2)	Recommended	V ₅		-13.0	—	-3.5	V	V ₅	
	Potential			-13.0	—	—			
	Potential	V ₁ , V ₂		0.6×V ₅	—	V _{DD}	V	V ₁ , V ₂	
	Potential	V ₃ , V ₄		V ₅	—	0.4×V _{DD}	V	V ₃ , V ₄	
HIGH input voltage		V _{IHT}		V _{SS} +2.0	—	V _{DD}	V	*2	
		V _{IHC}		0.2×V _{SS}	—	V _{DD}	V	*3	
LOW input voltage		V _{ILT}		V _{SS}	—	V _{SS} +0.8	V	*2	
		T _{ILC}		V _{SS}	—	0.8×V _{SS}	V	*3	
HIGH output voltage		V _{OHT}	I _{OH} = -3.0mA	V _{SS} +2.4	—	—	V	D0-D7 pins	
		V _{OHC1}	I _{OH} = -2.0mA	V _{SS} +2.4	—	—	V	FR pins	
		V _{OHC2}	I _{OH} = -120μA	0.2×V _{SS}	—	—	V	OSC2	
LOW output voltage		V _{OLT}	I _{OL} =3.0mA	—	—	V _{SS} +0.4	V	D0-D7, FR pins	
		V _{OLC1}	I _{OL} =2.0mA	—	—	V _{SS} +0.4	V	FR pins	
		V _{OLC2}	I _{OL} =120μA	—	—	0.8×V _{SS}	V	OSC2	
Input leak current		I _{LI}		-1.0	—	1.0	μA	*4	
Output leak current		I _{LO}	Applicable when FR is in a high-impedance state	-3.0	—	3.0	μA	D0-D7, FR pins	
LCD driver ON resistance		R _{ON}	T _a =25°C	V ₅ =-5.0V	—	5.0	7.5	kΩ	SEG0-60 COM0-15
				V ₅ =-3.5V	—	10.0			
Static current consumption		I _{DDQ}	$\overline{CS}=CL=V_{DD}$	—	0.05	1.0	μA	V _{DD}	
Dynamic current dissipation	External CLK	During I _{DD(1)}	f _{CL} =2kHz display	—	2.0	5.0	μA	V _{DD}	
	Oscillator			R _f =1MΩ	—	9.5			15.0
				f _{CL} =18kHz	—	5.0			10.0
		I _{DD(2)}	During access t _{cyc} =200kHz	—	300	500	μA	V _{DD}	
Input terminal capacity		C _{IN}	T _a =25°C f=1MHz	—	5.0	8.0	pF	All input terminals	
Oscillation frequency		f _{OSC}	R _f =1.0MΩ±2% V _{SS} = -5.0V	15	18	21	kHz		
			R _f =1.0MΩ±2% V _{SS} = -3.0V	11	16	21			
Reset time		t _R		1.0	—	1000	μs	\overline{RES}	

Notes:

- *1. A wide range of operating voltages is guaranteed, except in case of abrupt voltage fluctuations during MPU access.
- *2. A0, D0-D7, E, R \overline{W} and \overline{CS} pins.
- *3. CL, FR, M \overline{S} and \overline{RES} pins.
- *4. A0, E, R \overline{W} , \overline{CS} , CL, \overline{RES} , M \overline{S} pins.

● AC Characteristics

○ Read/Write timing for the 80-port MPU

(Ta = -20 to 75°C, Vss = -5.0V±10%)

Parameter	Signal	Symbol	Condition	Rating			Unit
				Min	Typ	Max	
Address hold time	A0, \overline{CS}	tAHB		10	—	—	ns
Address set-up time		tAWB		20	—	—	ns
System cycle time	\overline{WR} , \overline{RD}	tCYC8		1000	—	—	ns
Control pulse width		tCC		200	—	—	ns
Data set-up time	D0 ~ D7	tDS8	CL = 100pF	80	—	—	ns
Data hold time		tDH8		10	—	—	ns
\overline{RD} access time		tACC8		—	—	90	ns
Output disable time		tOH8		10	—	60	ns

*2. The ratings when Vss = -3.0V are approximately 100% higher than when Vss = -5.0V.

○ Read/Write timing for the 68-port MPU

(Ta = -20 to 75°C, Vss = -5.0V±10%)

Parameter	Signal	Symbol	Condition	Rating			Unit
				Min	Typ	Max	
System cycle time	A0, \overline{CS} R/ \overline{W}	tCYC6 *3		1000	—	—	ns
Address set-up time		tAW6		20	—	—	ns
Address hold time		tAH6		10	—	—	ns
Data set-up time	D0 ~ D7	tDS6	CL = 100pF	80	—	—	ns
Data hold time		tDH6		10	—	—	ns
Output disable time		tOH6		10	—	60	ns
Access time		tACC6		—	—	90	ns
Enable pulse width	READ	E	tew	100	—	—	ns
	WRITE			80	—	—	ns

*3. tCYC6 indicates the cycle during which $\overline{CS}/\overline{E}$ are HIGH; it does not indicate the cycle of the E signal.

*4. The ratings when Vss = -3.0V are approximately 100% higher than when Vss = -5.0V.

○ Control timing for 80-port/68-port display


(Ta = -20 to 75°C, Vss = -5.0V±10%)

Parameter	Signal	Symbol	Condition	Rating			Unit
				Min	Typ	Max	
LOW pulse width	CL	tWLCL		35	—	—	μs
HIGH pulse width		tWHCL		35	—	—	μs
Rising time		tr		—	30	150	ns
Falling time		tf		—	30	150	ns
FR delay time	FR	tDFR	(Input timing)	-2.0	0.2	2.0	μs
			(Output timing), CL = 100pF	—	0.2	0.4	


*5. The ratings when Vss = -3.0V are approximately 100% higher than when Vss = -5.0V.

*6. The input timing of the FR delay time is determined by the SED1520 (Slave).
The output timing of the FR delay time is determined by the SED1520 (Master).


- Timing Chart
- Read/Write timing for the 80-port MPU



- Read/Write timing for the 68-port MPU



- Control timing for 80-port/68-port display




■ DISPLAY COMMANDS

(Based on the 80-port MPU; the \overline{RD} and \overline{WR} commands differ for the 68-port MPU.)


Command	\overline{RD}	\overline{WR}	A0	D7	D6	D5	D4	D3	D2	D1	D0	Function
1 Display ON/OFF	1	0	0	1	0	1	0	1	1	1	0/1	Switches the entire display ON or OFF, regardless of the Display RAM's data or the internal status. *7
2 Display START Line	1	0	0	1	1	0	Display START address (0~31)					Determines the line of RAM data to be displayed at the display's top line (COM0).
3 Page Address Set	1	0	0	1	0	1	1	1	0	Page (0~3)		Sets the page of the Display RAM in the page address register.
4 Column (Segment) Address Set	1	0	0	0	Column address (0~79)							Sets the column address of the Display RAM in the column address register.
5 Status Read	0	1	0	BUSY	ACC	ON/OFF	RESET	0	0	0	0	Reads the status. BUSY 1: Busy (internal processing) 0: READY status ADC 1: Rightward (forward) output 0: Leftward (reverse) output ON/OFF 1: Display OFF 0: Display ON RESET 1: Resetting 0: Normal
6 Write Display Data	1	0	1	Write Data			Writes the data on the data bus to RAM		These commands access a previously-specified address of the Display RAM, after which the column address is incremented by one.			
7 Read Display Data	0	1	1	Read Data			Reads data from the Display RAM onto the data bus.					
8 ADC Select	1	0	0	1	0	1	0	0	0	0	0/1	Used to reverse the correspondence between the Display RAM's column addresses and segment driver output ports 0: Rightward (forward) output 1: Leftward (reverse) output
9 Static Drive ON/OFF	1	0	0	1	0	1	0	0	1	0	0/1	Selects normal display operation or static all-lit drive display operation. 1: Static drive (Power Save) *7 0: Normal display operation
10 Duty Select	1	0	0	1	0	1	0	1	0	0	0/1	Selects the duty factor for driving LCD cells. 1: 1/32 duty 0: 1/16 duty
11 Read Modify Write	1	0	0	1	1	1	0	0	0	0	0	Increments the column address counter by one only when display data is written but not when it is read.
12 End	1	0	0	1	1	1	0	1	1	1	0	Cancels the Ready Modify Write mode.
13 Reset	1	0	0	1	1	1	0	0	0	1	0	Resets the Display START line to the 1st line in the register. Resets the column address counter to 0 and page address register to 3.

*7. Power Save mode is entered by selecting static drive in Display OFF status.

- MPU INTERFACE (Reference)
- (a) 80-family MPU




- (b) 68-family MPU



* The SED1520 (containing an oscillator) does not have pin \overline{CS} . The output ORed with \overline{CS} must be applied to pins A0, RD (E) and WR (R/W).


● Typical Connections With LCD Panel (Full dot LCD panel: 1 character = 6 × 8 dots)



* SED1521 may be omitted. If it is not used, the panel consists of 32 × 122 dots.

Note: Type AA (using external clock) and type 0A (containing an oscillator) cannot coexist for the same panel.

■ PAD LAYOUT (SED1520D/SED1521D)



● Al pad

Chip Specification	Dimensions (mm)
Chip size	7.04 × 4.80
Chip thickness	0.400 ± 0.025
Pad size	0.10 × 0.10

● Au bump pad

Chip Specification	Dimensions (mm)
Chip size	7.04 × 4.80
Chip thickness	0.525 ± 0.025
Pad size	0.132 × 0.111
Pad pitch	0.199 min
Bump height	0.020 +0.01 to -0.005

■ PAD COORDINATES (SED1520DAB)

Pad		X	Y
No.	Name		
1	COM5	159	6507
2	COM6	159	6308
3	COM7	159	6108
4	COM8	159	5909
5	COM9	159	5709
6	COM10	159	5510
7	COM11	159	5310
8	COM12	159	5111
9	COM13	159	4911
10	COM14	159	4712
11	COM15	159	4512
12	SEG60	159	4169
13	SEG59	159	3969
14	SEG58	159	3770
15	SEG57	159	3570
16	SEG56	159	3371
17	SEG55	159	3075
18	SEG54	159	2876
19	SEG53	159	2676
20	SEG52	159	2477
21	SEG51	159	2277
22	SEG50	159	2078
23	SEG49	159	1878
24	SEG48	159	1679
25	SEG47	159	1479
26	SEG46	159	1280
27	SEG45	159	1080
28	SEG44	159	881
29	SEG43	159	681
30	SEG42	159	482
31	SEG41	504	159
32	SEG40	704	159
33	SEG39	903	159
34	SEG38	1103	159

Pad		X	Y
No.	Name		
35	SEG37	1302	159
36	SEG36	1502	159
37	SEG35	1701	159
38	SEG34	1901	159
39	SEG33	2100	159
40	SEG32	2300	159
41	SEG31	2499	159
42	SEG30	2699	159
43	SEG29	2898	159
44	SEG28	3098	159
45	SEG27	3297	159
46	SEG26	3497	159
47	SEG25	2696	159
48	SEG24	3896	159
49	SEG23	4095	159
50	SEG22	4295	159
51	SEG21	4641	482
52	SEG20	4641	681
53	SEG19	4641	881
54	SEG18	4641	1080
55	SEG17	4641	1280
56	SEG16	4641	1479
57	SEG15	4641	1679
58	SEG14	4641	1878
59	SEG13	4641	2078
60	SEG12	4641	2277
61	SEG11	4641	2477
62	SEG10	4641	2676
63	SEG9	4641	2876
64	SEG8	4641	3075
65	SEG7	4641	3275
66	SEG6	4641	3474
67	SEG5	4641	3674
68	SEG4	4641	3948

Pad		X	Y
No.	Name		
69	SEG3	4641	4148
70	SEG2	4641	4347
71	SEG1	4641	4547
72	SEG0	4641	4789
73	A0	4641	5048
74	CS	4641	5247
75	CL	4641	5447
76	E (RD)	4641	5646
77	R/W (WR)	4641	5846
78	Vss	4641	6107
79	DB0	4641	6307
80	DB1	4641	6506
81	DB2	4295	6884
82	DB3	4095	6884
83	DB4	3896	6884
84	DB5	3696	6884
85	DB6	3497	6884
86	DB7	3297	6884
87	VDD	3098	6884
88	RES	2898	6884
89	FR	2699	6884
90	V5	2699	6884
91	V3	2300	6884
92	V2	2100	6884
93	M/S	1901	6884
94	V4	1701	6884
95	V1	1502	6884
96	COM0	1302	6884
97	COM1	1103	6884
98	COM2	903	6884
99	COM3	704	6884
100	COM4	504	6884