# WCH CH32FV2x V3x Reference Manual

The CH32F2x is a general microcontroller based on the ARM<sup>R</sup>Cortex<sup>TM</sup>-M3 core, and is compatible with most ARM tools and software. It provides abundant communication interfaces and control units and is applicable to most embedded fields of control, connection, and integration, etc.

The CH32V2x and CH32V3x are industrial general microcontrollers based on the 32-bit RISC-V instruction set and architecture. And they are based on different cores according to product performance and resource differences. CH32V203x adopts Qingke V4B core, which supports hardware interrupt stack and improves interrupt response efficiency. CH32V208x adopts Qingke V4C core, which further speeds up hardware division operation and adds memory protection function. CH32V303x/305x/307x adopts Qingke V4F core, which further supports hardware floating point operations. This series of products is equipped with abundant peripheral interfaces and functional modules. Its internal organizational structure supports low-cost and low-power embedded application scenarios.

This manual provides detailed application information of CH32F2x series, CH32V2x series and CH32V3x series products for user application development. It is applicable to products with different memory capacities, functional resources, and packages in the series. If there are differences, special instructions will be given in the corresponding function chapters.

Low-and-medium-density general (F203)		High-density general (F203)		Connectivity (F205)	Interconnectivity (F207)	Wireless (F208)
32K Flash 10K SRAM	64K Flash 20K SRAM	128K Flash 32K SRAM	256K Flash 64K SRAM	128K Flash 32K SRAM	256K Flash 64K SRAM	128K Flash 64K SRAM
2*ADC(TKey) ADTM 2*GPTM 2*USART SPI I2C USBD USBHD CAN RTC 2*WDG 2*OPA	2*ADC(TKey) ADTM 3*GPTM 4*U(S)ART 2*SPI 2*I2C USBD USBHD CAN RTC 2*WDG 2*OPA		2*ADC(TKey)	2*ADC(TKey) 2*DAC 4*ADTM 4*GPTM 2*BCTM 5*U(S)ART 3*SPI(2*I2S) 2*I2C USB-OTG	2*ADC(TKey) 2*DAC 4*ADTM 4*GPTM 2*BCTM 8*U(S)ART 3*SPI(2*I2S) 2*I2C USB-OTG USBHS(+PHY) 2*CAN RTC 2*WDG	ADC(TKey) ADTM 3*GPTM GPTM(32) 4*U(S)ART 2*SPI 2*I2C USBD USBHD CAN RTC 2*WDG 2*OPA

### CH32F2x

	RNG	4*OPA	4*OPA	ETH-10M(+PHY)
	SDIO	RNG	RNG	BLE5.3
	FSMC	SDIO	SDIO	
			FSMC	
			DVP	
			ETH-1000MAC	
			10M-PHY	

Note: Please confirm the product package when selecting, as the number of some peripherals and function of the same series product may be limited by the package.

### CH32V2x and CH32V3x

Low- and medium-density general (V203)		High-density g	general (V303)	Connectivity (V305)	Interconnectivity (V307)	Wireless (V208)
Qingke	V4B core		Qingke	e V4F core		Qingke V4C core
32K Flash 10K SRAM	64K Flash 20K SRAM	128K Flash 32K SRAM	256K Flash 64K SRAM	128K Flash 32K SRAM	256K Flash 64K SRAM	128K Flash 64K SRAM
	2*ADC(TKey) ADTM 3*GPTM 4*U(S)ART 2*SPI 2*I2C USBD USBHD CAN RTC 2*WDG 2*OPA		2*ADC(TKey) 2*DAC 4*ADTM 4*GPTM 2*BCTM 8*U(S)ART 3*SPI(2*I2S) 2*I2C USBHD CAN RTC 2*WDG 4*OPA RNG SDIO FSMC	2*ADC(TKey) 2*DAC 4*ADTM 4*GPTM 2*BCTM 5*U(S)ART 3*SPI(2*I2S) 2*I2C USB-OTG USBHS(+PHY) 2*CAN RTC 2*WDG 4*OPA RNG SDIO	2*ADC(TKey) 2*DAC 4*ADTM 4*GPTM 2*BCTM 8*U(S)ART 3*SPI(2*I2S) 2*I2C USB-OTG USBHS(+PHY) 2*CAN RTC 2*WDG 4*OPA RNG SDIO FSMC DVP ETH-1000MAC 10M-PHY	ADC(TKey) ADTM 3*GPTM GPTM(32) 4*U(S)ART 2*SPI 2*I2C USBD USBHD CAN RTC 2*WDG 2*OPA ETH-10M(+PHY) BLE5.3

Note: Please confirm the product package when selecting, as the number of some peripherals and function of the same series product may be limited by the package.

#### **RISC-V** cores

Features Core	Instruction set	Hardware stack	Interrupt nested	Fast interrupt channel	Integer division cycle	Vector table mode	Expand instruction	Memory Protection
Qingke V4B	IMAC	2	2	4	9	Address/command	Supported	None
Qingke V4C	IMAC	2	2	4	5	Address/command	Supported	Standard
Qingke V4F	IMAFC	3	8	4	5	Address/command	Supported	Standard

#### Abbreviated description of bit attribute in the register:

Bit Attribute	Description
RF	Read-only, the value read out is fixed.
RO	Read-only, it can be changed by hardware.
RZ	Read-only, the bit is automatically cleared after read operation
WO	Write only (unreadable, uncertain read value)
WA	Write only, it can be written in the safe mode.
WZ	Write only, automatically cleared after write operation
RW	Readable, writable.
RWA	Readable, it can be written in the safe mode.
RW1	Readable, valid when writing '1'; invalid when writing '0'.
RW0	Readable; valid when writing '0'; invalid when writing '1'.
RW1T	Readable; invalid when writing '0', overturn when writing '1'.

#### **Classification description of CH32 MCUs:**

Classification abbreviation	Size of FLASH	Product type
D6	32KB or 64KB	Low-and-medium-density general
D8	128KB or 256KB	High-density general
D8C	128KB or 256KB	Connectivity or interconnectivity
D8W	128KB or 256KB	Wireless

Note: D (Density), 6 (2^6), 8 (2^8)

Specific:

CH32F20x\_D6: CH32F203K8, CH32F203C6 and CH32F203C8.

CH32F20x\_D8: CH32F203CB, CH32F203RC, CH32F203VC and CH32F203RB.

CH32F20x\_D8C: CH32F205RB and CH32F207VC.

CH32F20x\_D8W: CH32F208RB and CH32F208WB.

CH32V20x\_D6: CH32V203F6, CH32V203G6, CH32V203K6, CH32V203F8, CH32V203G8, CH32V203K8, CH32V203C6 and CH32V203C8.

CH32V20x\_D8: CH32V203RB.

CH32V20x\_D8W: CH32V208GB, CH32V208CB, CH32V208RB and CH32V208WB.

CH32V30x\_D8: CH32V303CB, CH32V303RB, CH32V303RC and CH32V303VC.

CH32V30x\_D8C: CH32V305FB, CH32V305RB, CH32V307RC, CH32V307WC and CH32V307VC.

## **Chapter 1 Memory and bus architecture**

### **1.1 Bus architecture**

The CH32F2x is a microcontroller design based on the ARM<sup>R</sup>Cortex<sup>TM</sup>-M3 core. The core, arbitration unit, DMA module, and SRAM memory, etc. in the framework interact through multiple sets of buses. The system architecture is as shown in Figure 1-1.

The CH32V2x and CH32V3x are general microcontrollers designed based on the RISC-V instruction set. The core, arbitration unit, DMA module and SRAM memory, etc. of the architecture interact through multiple sets of buses. The system architecture is as shown in Figure 1-2.




Figure 1-1 CH32F2x system architecture





Figure 1-2 CH32V2x and CH32V3x system architecture

The system is equipped with: Flash access prefetch mechanism to speed up code execution; general DMA controller to reduce CPU burden and improve efficiency; clock tree hierarchical management to reduce the total operating power consumption of peripherals, while being also provided with actions such as data protection mechanism and clock security system protection mechanism to increase system stability.

- The command bus (I-Code) connects the core and the FLASH command interface, and the prefetch is completed on this bus.
- The data bus (D-Code) connects the core and the FLASH data interface for constant load and debug.
- The system bus connects the core and the bus matrix for coordinating the access of the core, DMA, SRAM and peripherals.

- The DMA bus connects the DMA AHB master control interface and the bus matrix, and the bus access objects include FLASH data, SRAM and peripherals.
- The bus matrix is used for the access coordination between the system bus, data bus, DMA bus, SRAM and AHB/APB bridge.
- The AHB/APB bridge provides a synchronous connection for the AHB bus and 2 APB buses. Different peripherals are connected to different APB buses, and different bus clocks can be configured according to actual needs to optimize performance.

Figure 1-3 Storage mapping



## 1.2 Memory map

The CH32F2x, CH32V2x and CH32V3x all have program memory, data memory, core register, peripheral register, etc., all of which are addressed in a 4GB linear space.

The system memory stores data in little-endian format, i.e., the low bytes are stored in the low address, and the high bytes are stored in the high address.

#### 1.2.1 Bit segment access

Bit segmentation means independently reading/writing a bit operation. The CH32F2x provides bit operation read and write to the contents of peripheral register and SRAM area through the mapping processing method. Specific methods:

- 1) Read the 32-bit data in the mapped address area, the read value is 0 or non-zero, and the target bit value is 0 or 1;
- 2) Write the 32-bit data in the mapped address area, write 0 or 1, and modify the target bit value to 0 or 1.

Address mapping:

Target bit field: Base address (BEaddr) + offset address (Ofaddr) + bit number (BitN)

Mapping address: Mapaddr

 $Mapaddr = BEaddr + 0x2000000 + (Ofaddr \times 32) + (BitN \times 4)$ 

Example 1: Operate the bit3 target bit field in the 0x20000100 address byte of the SRAM area:

Mapaddr = 0x2000000 + 0x2000000 + (0x100\*32) + (3\*4) = 0x2200200C

Read the 4-byte data content of the 0x2200200C address to know whether bit3 in the 0x20000100 address byte is 0 or 1; write 0 or 1 to the 0x2200200C address, you can modify the bit3 in the 0x20000100 address byte to 0 or 1.

Example 2: Operate bit24 in the 0x40021000 address of the peripheral area:

Mapaddr = 0x2000000 + 0x2000000 + (0x21000\*32) + (24\*4) = 0x22420060

Read the 4-byte data content of the 0x22420060 address to know whether the bit24 in the 0x40021000 peripheral address is 0 or 1; write 0 or 1 to the 0x22420060 address; you can modify the bit24 in the 0x40021000 peripheral address to 0 or 1.

Note: The CH32V2x and CH32V3x do not support bit segment mapping access mode.

#### **1.2.2 Memory organization**

Built-in maximum 128 Kbytes of SRAM, start address 0x20000000, support byte, half word (2 bytes), full word (4 bytes) access.

Built-in maximum 480 Kbytes of program flash storage area (CodeFlash), for storing user applications.

Built-in 28K bytes of system memory (bootloader), for storing the system boot program (manufacturer's solidified bootloading program).

Built-in 128-byte used to store the manufacturer's configuration word, which is solidified before delivery out of the factory and cannot be modified by the user.

Built-in 128-byte space is used for user-selected word storage.

*Note:* For different product number, there are differences in memory organization. Please refer to CH32F20xDS0.PDF and CH32F20x\_30xDS0.PDF for details.

## **1.3 Startup configuration**

The system can select 3 different startup modes through the BOOT0 and BOOT1 pins.

Table	1-1	Startup	Mode

BOOT0	BOOT1	Startup mode
0	Х	Startup from program flash memory
1	0	Startup from system memory
1	1	Startup from internal SRAM

The user selects the startup mode after reset by setting the status value of BOOT pins. After the system is reset or the power is reset, the value of the BOOT pin will be latched again.

The program flash memory, system memory and internal SRAM have different access methods in different startup modes:

- When it is started up from the program flash memory, the program flash memory address will be mapped to the 0x00000000 address area and can also be accessed in the start address area 0x08000000.
- When it is started up from the system memory, the system memory address will be mapped to the address area 0x00000000 and can also be accessed in the original address area 0x1FFFF000.
- When it is started up from the internal SRAM, it can be only accessed from 0x20000000 address area. When the CH32F2x is started up in this area, it is necessary to set the vector table offset register through the NVIC controller to remap the vector table to SRAM. For CH32V2x and CH32V3x, such action is not required.


## **Chapter 2 Power Control (PWR)**


This chapter applies to the whole family of CH32F2x, CH32V2x and CH32V3x.

## 2.1 Overview

The system operating voltage ( $V_{DD}$ ) ranges from 2.3 to 3.6V, and the built-in voltage regulator provides the 1.5V power required by the core. When the main power ( $V_{DD}$ ) is off, backup power such as battery can supply power to the real-time clock (RTC) and backup registers through the  $V_{BAT}$  pin. If the backup power is not required, it is recommended to connect  $V_{DD}$  directly to the  $V_{BAT}$  pin.

The  $V_{DDA}$  and  $V_{SSA}$  pins are dedicated to supply power to the analog related circuits in the system, including ADC, DAC, temperature sensors, etc.  $V_{REF^+}$  and  $V_{REF^-}$  are used as reference points for some analog circuits and are equal to  $V_{DDA}$  and  $V_{SSA}$  inside the chip. In actual applications,  $V_{DDA}$  and  $V_{SSA}$  must be connected to  $V_{DD}$  and  $V_{SS}$  respectively.





After the main power ( $V_{DD}$ ) is off, the analog switch will be turned to  $V_{BAT}$ , and the backup area will be powered by the  $V_{BAT}$  pin. At this time, the PC13 to PC15 IOs cannot be used as GPIOs, and only the following functions are available:

- PC13 can be used as TAMPER pin, RTC alarm or second output.
- PC14 and PC15 can be only used as LSE pins.

When the main power ( $V_{DD}$ ) is stable, the system will automatically switch the backup area to be powered by  $V_{DD}$ , and the PC13 to PC15 IOs can be used as GPIOs.

When the PC13 to PC15 pins are used as GPIO output, the speed must be limited below 2MHz, the maximum load capacitance is 30pF, and it is forbidden to use it in the occasions of continuous output and draw current, such as LED drive.


http://wch.cn

Note: During the restoration of the main power ( $V_{DD}$ ), the internal  $V_{BAT}$  power is still connected to the external backup power through the corresponding  $V_{BAT}$  pin. If VDD is less than the reset delay time t<sub>RSTTEMPO</sub>, it will be stabilized and be higher than the value of V<sub>BAT</sub> by more than 0.6V, and the current may be injected into V<sub>BAT</sub> through the diode between V<sub>DD</sub> and V<sub>BAT</sub> in a very short moment. Then, the backup power such as the battery will be injected through the V<sub>BAT</sub> pin. If the backup power cannot withstand such instantaneously injected current, it is then recommended to add a positive on low-dropout diode between the backup power and V<sub>BAT</sub> pin.

## 2.2 Power supply supervisor

#### 2.2.1 Power-on reset and power-down reset

The power-on reset (POR) and power-down reset (PDR) circuits are integrated inside the system. When V<sub>DD</sub>/V<sub>DDA</sub> is below the corresponding threshold, the system will be reset by the relevant circuits, without the need for an external reset circuit. Please refer to the corresponding data sheet for more details concerning the power-on threshold ( $V_{POR}$ ) and the power-down threshold ( $V_{PDR}$ ).





#### 2.2.2 Programmable voltage detector

The programmable voltage detector (PVD) is mainly used to monitor the main power of the system by comparing it to a threshold selected by the PLS[2:0] bits in the power control register (PWR CTLR). Coordinated with the external interrupt register (EXTI) setting, it can generate related interrupt to notify the system in time to perform operations before power failure such as data storage.

The specific configuration is as follows:


Set the PLS[2:0] bits in the PWR CTLR register and select the voltage threshold to be monitored. 1)

Optional interrupt processing. The PVD function is internally connected to the line16 of the EXTI 2) module to trigger the setting of rising/falling edges. Enable this interrupt (with EXTI configured). When V<sub>DD</sub> drops below the PVD threshold or rises above the PVD threshold, a PVD interrupt can be generated.

Set the PVDE bit in the PWR CTLR register to enable PVD. 3)

Read the PVD0 bit in the PWR CSR status register to obtain the relationship between the main power 4) of the current system and the threshold set by PLS[2:0] bits, and perform the corresponding soft processing.





## 2.3 Low-power mode

After the system is reset, the microcontroller is at a normal working status (Run mode). At this time, the system power can be saved by reducing the system clock frequency or disabling the peripheral clock or reducing the working peripheral clock. If the system does not need to work, the user can set the system to enter low-power mode, and let the system jump out of this status.

The microcontroller currently provides 3 low-power modes, which are divided into the following modes according to the working differences of processors, peripherals and voltage regulators, etc.:

- Sleep mode: The core stops running, and all peripherals (including the core private peripherals) are still running.
- Stop mode: Stop all clocks, and the system will continue to run after awakening.
- Standby mode: Stop all clocks, and reset the microcontroller after awakening (power reset).

Mode	Entry	Wake-up source	Effect on clock	Voltage regulator
	WFI	Any interrupt	Core clock OFF,	
Sleep	WFE	Wake-up event	no effect on other clocks	ON
Stop	Set SLEEPDEEP to 1 Clear PDDS to 0 WFI or WFE	Any external interrupt/event (set in the external interrupt register), rising edge of WKUP pin	rupt register), and peripheral Low	
Standby	Set SLEEPDEEP to 1 Set PDDS to 1 WFI or WFE	WKUP pin rising edge, RTC alarm event, NRST pin reset, IWDG reset. Note: Any external interrupt/event can also wake up the system, but the system will not be reset after wake-up.	HSE, HSI, PLL and peripheral clock OFF	ON: LPDS=0 or Low power: LPDS=1

*Note: The SLEEPDEEP bit is the core private peripheral control bit. For CH32F2x, refer to the Cortex-M3 core manual. For CH32V2x and CH32V3x, refer to the PFIC\_SCTLR register.* 

### 2.3.1 Low power configuration

#### • WFI and WFE

WFI: The microcontroller is woken up by an interrupt source that has an interrupt controller response. After the system wakes up, the interrupt service function is executed firstly (except for the microcontroller reset).

WFE: When a wakeup event triggers the microcontroller, it exits the low-power mode. Wakeup events include:

- 1) Configure an external or internal EXTI line as event mode. At this time, an interrupt controller does not need to be configured;
- 2) Or configure an interrupt source, which is equivalent to WFI wake-up, and the system will execute the interrupt service function first;
- 3) Or configure the SLEEPONPEN bit to enable the peripheral interrupt, but do not enable the interrupt in the interrupt controller, and the interrupt pending bit needs to be cleared after the system is wakened up
- SLEEPONEXIT

Enable: After the WFI or WFE instruction is executed, the microcontroller enters the low-power mode after it ensures that it exits all interrupt services to be processed.

Disable: After the WFI or WFE instruction is executed, the microcontroller immediately enters the low-power mode.

#### SEVONPEND

Enable: All interrupts or wake-up events can wake up it from the low power mode that is entered by executing WFE.

Disable: Only the interrupt or wake-up event enabled in the interrupt controller can wake up it from the low power mode that is entered by executing WFE.

#### 2.3.2 Sleep mode

In this mode, all I/O pins keep the same state as in the Run mode, and all peripheral clocks are normal, so disable useless peripheral clocks to further reduce power consumption before entering sleep mode. The time required by the wake-up in such mode is the shortest.

Enter: Configure the core register control bit SLEEPDEEP=0, and power control register PDDS=0. LPDS determines the status of the internal voltage regulator. Execute WFI or WFE, and select SEVONPEND or SLEEPONEXIT.

Exit: Any interrupt or wakeup event.

#### 2.3.3 Stop mode

The stop mode is a clock control mechanism based on the core deep-sleep mode (SLEEPDEEP) combined with peripherals. The voltage regulator can be configured in a lower-power mode. In this mode, the high-frequency clocks (HSE/HSI/PLL) in the domain are stopped, SRAM and register contents are preserved, and the I/O pins keep the same state. The system can continue to run after being woken up from this mode, and HSI is called as the default system clock.

If the flash memory is being programmed, the system will not enter the stop mode until the memory access is completed. If the APB is being accessed, the system will not enter the stop mode until the APB access is completed.

Modules that can work in stop mode: Independent watchdog (IWDG), real-time clock (RTC), low-frequency clock (LSI/LSE).

Enter: Configure the core register control bit SLEEPDEEP=1, and power control register PDDS=0. LPDS is optional. Execute WFI or WFE, and SEVONPEND and SLEEPONEXIT are optional.

Exit: Any external interrupt/event (set in the external interrupt register), rising edge of WKUP pin.

#### 2.3.4 Standby mode

The only difference between the standby mode and the stop mode is that the microcontroller will be reset and a power reset will be performed after exiting under certain specified wake-up conditions.

Modules that can work in standby mode: Independent watchdog (IWDG), real-time clock (RTC), low-frequency clock (LSI/LSE).

Enter: Configure the core register control bit SLEEPDEEP=1, and power control register PDDS=1. Execute WFI or WFE, and SEVONPEND and SLEEPONEXIT are optional.

- Exit: 1) Any external interrupt/event (set in the external interrupt register), and the wake-up equivalent stop mode exits.
  - 2) The rising edge of the WKUP pin, the rising edge of the RTC alarm event, the external reset and the IWDG reset on the NRST pin. After this wake-up, the microcontroller will perform a power reset.

In standby mode: when it is supplied normally, set R2K\_STYEN bit in the PWR\_CTLR register to 1, to keep the 2K-byte RAM on, and set R30K\_STYEN bit to 1, to keep the 30K-byte RAM on. When it is supplied by VBAT, set R2K\_VBATEN bit in the PWR\_CTLR register to 1, to keep the 2K-byte RAM on, and set R32K\_VBATEN bit to 1 to keep the 30K-byte RAM on. On this basis, set RAM\_LVEN bit to 1, to enable low-voltage mode. And the power is relatively lower by enabling low-voltage mode.

Note: In debug mode, if the microprocessor enters the stop or standby mode, the debug connection is lost.

#### 2.3.5 RTC auto-wakeup

RTC can be used to automatically wake up the MCU without depending on an external interrupt. By programming the time base, it can wake up from stop or standby mode at regular intervals.

An external low-power 32.768 kHz crystal oscillator (LSE) can be selected as the RTC clock source, or an internal oscillator (LSI) can be selected as the RTC clock source. The accuracy and power consumption indicator of LSI are worse than those of LSE.

The RTC alarm event can wake up the MCU from the stop mode. In order to achieve it, the external interrupt line 17 needs to be configured as a rising edge interrupt, and the RTC can be set to generate an alarm event. To wake up from the standby mode, it is only needed to set the RTC to generate an alarm event.

#### 2.4 Register description

Name	Access address	Description	Reset value
R32_PWR_CTLR	0x40007000	Power control register	0x00000000
R32_PWR_CSR	0x40007004	Power control/status register	0x00000000

Table	22	DW/D	ralated	registers
raute	2-2	1 1/1/1/	Terateu	registers

# **2.4.1 Power control register (PWR\_CTLR)** Offset address: 0x00

(	Offset a	ddress	: 0x00												
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Reserved									RAM LVE N	R30K_ VBAT EN	R2K_ VBA TEN	R30K STY EN	R2K STYĒ N	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved							Р	LS[2:0	]	PVD E	CSBF	CWU F	PDD S	LPDS

Bit	Name	Access	Description	Reset value
[31:21]	Reserved	RO	Reserved	0
20	RAM_LVEN	RW	RAM's low voltage mode enable bit(lower power):1: Enable;0: Disable.	0
19	R30K_VBATEN	RW	When VBAT supplies power, 30K RAM power enable bitin Standby mode:1: Power enabled;0: Power disabled.Note: Applied for CH32F20x_D8, CH32F20x_D8C,CH32V30x_D8, CH32V30x_D8C, CH32V20x_D8,CH32V20x_D8W and CH32F20x_D8.	0
18	R2K_VBATEN	RW	When VBAT supplies power, 2K RAM power enable bitin Standby mode:1: Power enabled;0: Power disabled.	0
17	R30K_STYEN	RW	In Standby mode, 30K RAM power enable bit: 1: Power enabled; 0: Power disabled. Note: Applied for CH32F20x_D8, CH32F20x_D8C, CH32V30x_D8, CH32V30x_D8C, CH32V20x_D8, CH32V20x_D8W and CH32F20x_D8.	0
16	R2K_STYEN	RW	In Standby mode, 2K RAM power enable bit:1: Power enabled;0: Power disabled.	0
[15:9]	Reserved	RO	Reserved	0
8	DBP	RW	Enable backup domain write. When the clock of RTC is 128 frequency division of the external clock, this bit must set to 1. 1: Access to RTC and backup registers enabled; 0: Access to RTC and backup registers disabled.	0
[7:5]	PLS[2:0]	RW	PVD level selection. For details, refer to the electrical characteristics of the manual. 000: 2.37V at the rising edge/2.29V at the falling edge; 001: 2.55V at the rising edge /2.46V at the falling edge; 010: 2.63V at the rising edge /2.55V at the falling edge; 011: 2.76V at the rising edge /2.67V at the falling edge; 100: 2.87V at the rising edge /2.78V at the falling edge; 101: 3.03V at the rising edge /2.93V at the falling edge;	0

			110: 3.18V at the rising edge /3.06V at the falling edge;			
			111: 3.29V at the rising edge /3.19V at the falling edge.			
			Power voltage detector enable bit			
4	PVDE	RW	1: Power voltage detector enabled;	0		
			0: Power voltage detector disabled.			
			Clear standby flag bit. This bit is always read as 0.			
3	CSBF	RW1	1: Set to 1 to clear the SBF standby flag bit;	0		
			0: Cleared to 0 and no effect.			
			Clear wakeup flag bit. This bit is always read as 0.			
2	CWILE	RW1	1: After it is set to 1, the WUF flag bit will be cleared in 2	0		
2	CWUF	KWI	system clock cycles;	0		
			0: Cleared to 0 and no effect.			
			Standby/stop mode selection bit when power-down and			
			deepsleep.			
1	PDDS	RW	1: Enter standby mode. The regulator status depends on	0		
			the LPDS bit;			
			0: Enter stop mode.			
			Voltage regulator working mode selection bit in stop			
0	LPDS	RW	mode. It works when PDDS=0.	0		
U	LFDS	ĸw	1: The voltage regulator works in low-power mode;	U		
			0: The voltage regulator works in the normal mode.			

Note: This register is reset when being woken up from standby mode.

## 2.4.2 Power control/status register (PWR\_CSR)

Offset address: 0x04

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							EWU P						PVD0	SBF	WUF

Bit	Name	Access		
[31:9]	Reserved	RO	Reserved.	0
8	EWUP		<ul> <li>WKUP pin enable bit</li> <li>1: WKUP is forced in input pull-down configuration, used to wake up the MCU from standby mode;</li> <li>0: WKUP pin is used for general purpose I/O, and it is not used to wake up the MCU from standby mode.</li> </ul>	0
[7:3]	Reserved	RO	Reserved.	0
2	PVD0	RO	<ul> <li>PVD output flag bit. It is valid only when the PVDE bit in the PWR_CTLR register is set to 1.</li> <li>1: V<sub>DD</sub>/V<sub>DDA</sub> is lower than the PVD threshold set by the PLS[2:0] bits;</li> <li>0: V<sub>DD</sub>/V<sub>DDA</sub> is higher than the PVD threshold set by the</li> </ul>	0

			PLS[2:0] bits.	
			Standby flag bit, cleared by setting the CSBF bit to 1.	
1	SBF	RO	1: MCU enters standby mode;	0
			0: MCU is not in standby mode.	
			Wake-up flag bit, cleared by setting the CWUF bit to 1.	
0	WUF	RO	1: A wake-up event or RTC alarm event is detected on the	
0	WUF	ĸŪ	WKUP pin;	0
			0: No wake-up event occurred.	

Note: This register remains unchanged after being woken up from the standby mode.

#### This chapter applies to the whole family of CH32F2x, CH32V2x and CH32V3x.

The controller provides different types of reset and a configurable clock tree structure according to the division of power regions and taking into account the peripheral power consumption management in the application. This chapter describes the action scope of each clock in the system.

## 3.1 Main features

- Multiple types of reset
- Multiple clock sources, bus clock management
- Built-in external crystal oscillation monitor and clock security system
- Independent management of each peripheral clock: reset, enable, disable
- Internal clock output

## 3.2 Reset

There are 3 types of reset: Power reset, system reset and backup domain reset.

#### 3.2.1 Power reset

When power reset occurs, all registers except for backup domain are reset (the backup domain is powered by  $V_{BAT}$ ), and PC pointer in the application program is fixed at address 0x00000004 (Reset vector table).

A power reset is generated when the following events occur:

- Power-on/power-down reset (POR/PDR reset)
- Wake up from standby mode

#### 3.2.2 System reset

When a system reset occurs, all registers except for the reset flag and backup domain in the control/status register (RCC\_RSTSCKR) are reset. Identify the source of the reset event by viewing the reset status flag bit in the RCC\_RSTSCKR register.


A system reset is generated when the following events occur:

- Low level on NRST pin (external reset)
- Window watchdog end of count condition (WWDG reset)
- Independent watchdog end of count condition (IWDG reset)
- Software reset (SW reset)
- Low power management reset

Window/independent watchdog reset: Triggered by the counting cycle overflow of the peripheral timer of the window/independent watchdog. For detailed description, please refer to the corresponding chapter.

Software reset: CH32F2x resets the system by setting bit2 in the core register (AIRCR) to 1. For specific operations, please refer to the Cortex-M3 Core Manual. The CH32V2x and CH32V3x reset the system by setting the SYSRESET bit in the interrupt configuration register (PFIC\_CFGR) to 1, or by setting the SYSRESET bit in the PFIC\_SCTLR register to 1. Refer to the corresponding chapter for details.

Low power management reset: By setting the STANDY\_RST bit in the user selection byte to 0, the standby mode reset is enabled. After the process of entering the standby mode is executed at this time, a system reset will be performed instead of entering standby mode. By setting the STOP\_RST bit in the user selection byte to 0, the stop mode reset is enabled. After the process of entering the stop mode is executed, a system reset will be executed instead of entering stop mode.



#### 3.2.3 Backup domain reset

When the backup domain reset occurs, only the backup domain register will be reset, including the backup register, RCC\_BDCTLR register (RTC enable and LSE oscillator). A backup domain reset is generated when the following events occur:

- On the premise that both V<sub>DD</sub> and V<sub>BAT</sub> are powered off, it is caused by power-on of V<sub>DD</sub> or V<sub>BAT</sub>
- Set the BDRST bit in the RCC\_BDCTLR register to 1
- Set the BKPRST bit in the RCC\_APB1PRSTR register to 1

## 3.3 Clock

OSC32 IN

OSC32 OUT

OSC\_IN

OSC\_OUT

мсо

MII TXC

MII RXC

GTXC

GRXC

EXT\_125M

PLL3CLK/2 PLL3CLK

MACTXCLK

MII\_RMII\_SEL in AFIO\_MAPR

MACRXCLK

ETH1G\_EN

ETH1G SRC

GTXC


RGMII EN

XTI

PLL2VCO

PLL3VCO

## **3.3.1 System clock structure**



APB1 prescaler

/1,/2…/16

APB2 prescaler

/1,/2…/16

else \*2

else \*2

HCLK

MII/RMII interface

to Ethernet

MAC

GRXC

ETH1G\_125M

RGMII interface

PCLK1

perpheral clock enable

perpheral clock enable

ADC prescale

/2,/4,/6,/8

perpheral clock enable

perpheral clock enable

nernheral clock enable

if(APB1 prescaler=1)\*1

if(APB2 prescaler=1)\*1


➡ to APB1 peripherals

TIMxCLK ► to TIM2,3,4,5,6,7

PCLK2 to APB2 peripherals

to TIM1,8,9,10

ADCCLK to ADC1,2







Figure 3-3 CH32FV203/V303 clock tree structure

*Note: This clock tree structure is applied for* CH32F20x\_D6, CH32F20x\_D8, CH32V20x\_D6 and CH32V30x\_D8.



#### Figure 3-4 CH32FV208 clock tree structure

*Note: This clock tree structure is applied for CH32F20x\_D8W, CH32V20x\_D8 and CH32V20x\_D8W. When USB and ETH are used simultaneously, set the USBPRE[1:0] bits to 11b.* 

#### 3.3.2 High-speed clock (HSI/HSE)

HSI is a high-speed clock signal generated by an 8MHz RC oscillator in the system. The HSI RC oscillator can provide the system clock without depending on any external device. Its startup time is very short but the clock frequency accuracy is poor. HSI is enabled/disabled by setting the HSION bit in the RCC\_CTLR


register. The HSIRDY bit indicates whether the HSI RC oscillator is stable. By default, HSION and HSIRDY are set to 1 (recommended not to disable). If the HSIRDYIE bit in the RCC\_INTR register is set, a corresponding interrupt is generated.

- Factory calibration: The difference in manufacturing process may cause the RC oscillation frequency of each chip to be different, so HSI calibration is performed for each chip before the chip is delivered out of the factory. After the system is reset, the factory calibration value is loaded into the HSICAL[7:0] bits in the RCC CTLR register.
- User adjustment: Based on different voltages or ambient temperatures, the application program can adjust the HSI frequency through the HSITRIM[4:0] bits in the RCC\_CTLR register.

Note: If the HSE crystal oscillator fails, the HSI clock is used as a backup clock source (clock security system).


HSE is a High-Speed External clock signal, including external crystal/ceramic resonator generation or external high-speed clock input.


External crystal/ceramic resonator (HSE crystal): An external 3 to 25MHz oscillator provides a more accurate clock source for the system. For details, please refer to the electrical characteristics of this manual. The HSE crystal can be enabled/disabled by setting the HSEON bit in the RCC\_CTLR register. The HSERDY bit indicates whether the HSE crystal oscillation is stable. The clock is not released until the HSERDY bit is set to 1 by hardware. If the HSERDYIE bit in the RCC\_INTR register is set, a corresponding interrupt can be generated.



Note: The load capacitor should be placed as close as possible to the oscillator pins, and the loading capacitance values must be adjusted according to the selected oscillator.

• External high-speed clock source (HSE bypass): In this mode, an external clock source is directly provided to the OSC\_IN pin, and the OSC\_OUT pin is suspended. It can have a frequency of up to 25MHz. The application program needs to set the HSEBYP bit when the HSEON bit is 0, to enable HSE bypass, and then set the HSEON bit.






#### 3.3.3 Low-speed clock (LSI/LSE)

LSI is a low-speed clock signal generated by a RC oscillator of approximately 40 kHz in the system. It can keep running in stop and standby modes, and provide a clock reference for the RTC clock, independent

watchdog, and wake-up unit. For further information, please refer to the electrical characteristics of this manual. LSI can be enabled/disabled by setting the LSION bit in the RCC\_RSTSCKR register, and then it checks whether the LSI RC oscillation is stable by querying the LSIRDY bit. The clock is not released until the LSIRDY bit is set to 1 by hardware. If the LSIRDYIE bit in the RCC\_INTR register is set, a corresponding interrupt can be generated.


LSE is an external low-speed clock signal, including external crystal/ceramic resonator generation or external low-speed clock input. It provides a low-power but highly accurate clock source for RTC clock or other timing functions.

 External crystal/ceramic resonator (LSE crystal): External 32.768 kHz low-speed oscillator. LSE can be enabled/disabled by setting the LSEON bit in the RCC\_BDCTLR register. The LSERDY bit indicates whether the LSE crystal oscillation is stable. The clock is not released until the LSERDY bit is set to 1 by hardware. If the LSERDYIE bit in the RCC\_INTR register is set, a corresponding interrupt can be generated.



• External low-speed clock source (LSE bypass): In this mode, an external clock source is directly provided to the OSC32\_IN pin, and the OSC32\_OUT pin is suspended. The application program needs to set the LSEBYP bit when the LSEON bit is 0, to enable the LSE bypass, and then set the LSEON bit.

Figure 3-8Low-speed clock source circuit



#### 3.3.4 PLL clock

By configuring the RCC\_CFGR0 register and the EXTEND\_CTR register, 3 clock sources and multiplication factors can be selected for the internal PLL clock. These settings must be completed before each PLL is enabled. Once the PLL is enabled, these parameters cannot be changed. PLL can be enabled/disabled by setting the PLLON bit in the RCC\_CTLR register. The PLLRDY bit indicates whether the PLL clock is stable. The clock is not released until the PLLRDY bit is set to 1 by hardware. PLL2 can be enabled/disabled by setting the PLLON2 bit in the RCC\_CTLR register. The PLLRDY2 bit indicates whether the PLL2 clock is stable. The clock is not released until the PLLRDY2 bit is set to 1 by hardware. PLL3 can be enabled/disabled by setting the PLLON3 bit in the RCC\_CTLR register. The PLLRDY3 bit indicates whether the PLL3 clock is stable. The clock is not released until the PLLRDY2 bit is set to 1 by hardware. PLL3 clock is stable. The clock is not released until the PLLRDY2 bit is set to 1 by hardware. PLL3 clock is stable. The clock is not released until the PLLRDY3 bit is set to 1 by hardware. PLL3 clock is stable. The clock is not released until the PLLRDY3 bit is set to 1 by hardware. PLL3 clock is stable. The clock is not released until the PLLRDY3 bit is set to 1 by hardware. If the PLLRDYIE bit, the PLL2RDYIE bit and the PLL3RDYIE bit in the RCC\_INTR register are

set, a corresponding interrupt can be generated.

PLL clock sources:

- HSI clock
- HSI clock divided by 2
- HSE clock or PLL2 clock through a configurable divider PLL2 and PLL3 are clocked by HSE through a configurable divider (PREDIV2)

#### 3.3.5 Bus/Peripheral clock

#### 3.3.5.1 System clock (SYSCLK)

Configure the system clock source by configuring the SW[1:0] bits in the RCC\_CFGR0 register. The SWS[1:0] bits indicate the current system clock source status.

- HSI as the system clock
- HSE as the system clock
- PLL clock as the system clock

After the controller is reset, HSI clock is selected as the system clock source by default. The Switch between clock sources must occur after the target clock source is ready.

#### 3.3.5.2 AHB/APB1/APB2bus peripheral clock (HCLK/PCLK1/PCLK2)

By configuring the HPRE[3:0], PPRE1[2:0], and PPRE2[2:0] bits in the RCC\_CFGR0 register, the clocks of the AHB, APB1, and APB2 buses can be configured respectively. These bus clocks determine the access clock reference of the peripheral interfaces mounted below them. The application program can adjust different values to reduce the power consumption of some peripherals.

Different peripheral modules can be reset by bits in the RCC\_AHBRSTR, RCC\_APB1PRSTR, and RCC\_APB2PRSTR registers to restore them to the initial state.

By setting bits in the RCC\_AHBPCENR, RCC\_APB1PCENR and RCC\_APB2PCENR registers, the communication clock interface of different peripheral modules can be enabled or disabled separately. To use a peripheral, firstly enable the corresponding clock bit to access its register.

#### 3.3.5.3 RTC clock (RTCCLK)

By setting the RTCSEL[1:0] bits in the RCC\_BDCTLR register, the RTCCLK clock source can either be HSE/128, LSE or LSI clocks. Before modifying this bit, ensure that the DBP bit in the power control register (PWR\_CR) is set to 1, and this bit can be reset only when the backup domain is reset.

- LSE as the RTC clock: As LSE is at the backup domain and is powered by the V<sub>BAT</sub> supply, as long as V<sub>BAT</sub> maintains supplying power, RTC will continuously work even though V<sub>DD</sub> power supply is switched off.
- LSI as the RTC clock: If the V<sub>DD</sub> power supply is switched off, the RTC automatic wake-up cannot be guaranteed.
- HSE/128 as the RTC clock: If the V<sub>DD</sub> supply is powered off or if the internal voltage regulator is powered off (removing power from the 1.8V domain), the RTC state is not guaranteed.

#### **3.3.5.4 Independent watchdog clock**

If the independent watchdog is started by either hardware option or software access, the LSI oscillator is

forced ON and cannot be switched off. After the LSI oscillator temporization, the clock is provided to IWDG.

#### **3.3.5.5** Microcontroller clock output (MCO)

The microcontroller clock output (MCO) capability allows the clock to output onto the MCO pin. Configure the alternate push-pull output mode in the corresponding GPIO port register. By setting the MCO[3:0] bits in the RCC\_CFGR0 register, the following 8 clock signals can be selected as the MCO clock output:

- System clock (SYSCLK)
- HSI
- HSE
- PLL clock divided by 2
- PLL2 clock
- PLL3 clock
- PLL3 clock divided by 2
- XT1 external 3-25MHz oscillator (for Ethernet)

#### 3.3.5.6 USB clock

USBD 48MHz clock source is a PLL clock through a configurable divider, and the PLL supports 3 types of clock configurations, including 48MHz, 96MHz and 144MHz. By configuring the USBPRE[1:0] bits in the RCC CFGR0 register, the 48MHz clock is output to USBD.

USBOTG 48MHz clock source is a PLL clock or USBHSPLL clock through a configurable divider, and it can be selected by configuring the USB\_CLK\_SRC bit in the RCC\_CFGR2 register. If a PLL clock through a configurable divider is selected as the clock source, refer to USBD for configuration steps. If USBHSPLL clock is selected as the clock source, USBHS PLL reference clock frequency can be selected by configuring the USBHS\_CKREFSEL[1:0] bits in the RCC\_CFGR2 register (reference clock frequency must be the same as USBHS PLL input clock).

USBHD clock source is USBHSPLL clock. USBHS PLL reference clock frequency can be selected by configuring the USBHS\_CKREFSEL[1:0] bits in the RCC\_CFGR2 register (reference clock frequency must be the same as USBHS PLL input clock). By setting the USBHS\_PLLALIVE bit in the RCC\_CFGR2 register, USB PHY internal PLL can be enabled.

#### 3.3.5.7 ETH clock

For details, please refer to Section 27.4.5.1.

#### 3.3.5.8 I2S and RNG clock

I2S and RNG clock source can be PLL3VCO or system clock (SYSCLK). By configuring the I2S2SRC/I2S3SRC/RNG\_SRC bit in the RCC\_CFGR2 register, I2S2/I2S3/RNG clock source can be selected.

#### 3.3.6 Clock security system

The clock security system is an operation protection mechanism of the controller. It can switch to HSI clock when a failure is detected on the HSE clock, and an interrupt notification is generated to inform the software about the failure, allowing the MCU to perform rescue operations.

By setting the CSSON bit in the RCC\_CTLR register to 1, the clock security system can be activated. In this case, the clock detector is enabled after the HSE oscillator startup delay (HSERDY=1), and disabled after the HSE oscillator is stopped. Once a failure is detected on the HSE clock during system operation, the HSE oscillator is disabled, and a clock failure event is sent to the break input of the advanced-control timers (TIM1 and TIM8). A clock security interrupt is generated, the CSSF bit is set to 1, and the application program enters the non-maskable interrupt (NMI). The CSSF bit can be cleared by setting the CSSC bit, and the NMI interrupt pending bit can be cancelled.

If the current HSE is selected as the system clock, or if the current HSE is selected as the PLL input clock and the PLL is selected as the system clock, the clock security system will automatically switch the system clock to the HSI oscillator when the failure occurs, and disable the HSE oscillator and PLL.

#### **3.4 Extend control**

The system provides an extend control unit (EXTEND\_CTR register). When AHB clock is used for this unit, the reset is executed only during the system reset. It mainly includes the following extend control bit functions:

- 1) Adjust the built-in voltage: The default value is selected for the LDOTRIM and ULLDOTRIM, and their values can be modified during the adjustment of performance and power consumption.
- 2) PLL clock selection: The HSIPRE cooperates with the original clock configuration register to provide the selection of frequency division or not for the HSI clock as the input clock of the PLL.
- 3) Lock-up function monitor: When the LKUPEN is enabled, the Lock-up monitor of the system is enabled. Once a Lock-up occurs, the system performs software reset and set the LKUPRESET to 1. After read out, this bit can be cleared by writing 1.
- 4) Built-in resistor and communication speed control of USBD module: USB full-speed device controller (USBD) selects whether to use the built-in pull-up resistor (1.5KΩ) through the USBDPU. When it is not enabled, a pull-up resistor needs to be connected to the USB pin (connected to UD- pin in low-speed mode, connected to UD+ pin in full-speed mode). The current USB device speed mode is configured by USBDLS.
- 5) ETH module 10M Ethernet and 1000M Ethernet RGMII interface enable control bit: Enable 10M Ethernet through ETH\_10M. Enable 1000M Ethernet RGMII interface through ETH\_RGMII.
- 6) HSE oscillation control bit in low-power mode: This bit determines whether HSE is oscillated or not in low-power mode.

Note: For different product numbers, the definition of the extend register bit is different. Please refer to description of the extend control register (EXTEND CTR) for details.

### **3.5 Register description**

Name	Access address	Description	Reset value
R32_RCC_CTLR	0x40021000	Clock control register	0x0000xx83
R32_RCC_CFGR0	0x40021004	Clock configuration register 0	0x00000000
R32_RCC_INTR	0x40021008	Clock interrupt register	0x00000000
R32_RCC_APB2PRSTR	0x4002100C	APB2 peripheral reset register	0x00000000
R32_RCC_APB1PRSTR	0x40021010	APB1 peripheral reset register	0x00000000

Table 3-1 RCC related registers

R32_RCC_AHBPCENR	0x40021014	AHB peripheral clock enable register	0x00000014
R32_RCC_APB2PCENR	0x40021018	APB2 peripheral clock enable register	0x00000000
R32_RCC_APB1PCENR	0x4002101C	APB1 peripheral clock enable register	0x00000000
R32_RCC_BDCTLR	0x40021020	Backup domain control register	0x00000000
R32_RCC_RSTSCKR	0x40021024	Control/status register	0x0C000000
R32_RCC_AHBRSTR	0x40021028	AHB peripheral reset register	0x00000000
R32_RCC_CFGR2	0x4002102C	AHB peripheral reset register	0x00000000

## Table 3-2 EXTEND related registers

Name	Access address	Description	Reset value
R32_EXTEND_CTR	0x40023800	Configuration extend control register	0x00000A00

# **3.5.1 Clock control register (RCC\_CTLR)** Offset address: 0x00

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Rese	erved	PLL3 RDY	PLL3 ON	PLL2 RDY	PLL2 ON	PLL RDY	PLL ON		Rese	rved		CSSO N	HSE BYP	HSE RDY	HSE ON
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	HSICAL[7:0]								HSI	TRIM[	4:0]		Reser ved	HSI RDY	HSIO N

Bit	Name	Access	Description	Reset value
[31:30]	Reserved	RO	Reserved	0
29	PLL3RDY	RO	<ul> <li>PLL3 clock ready lock flag bit (set by hardware):</li> <li>1: PLL3 locked;</li> <li>0: PLL3 unlocked.</li> <li><i>Note: Applied for CH32F20x_D8C and CH32V30x_D8C.</i></li> </ul>	0
28	PLL3ON	RW	<ul> <li>PLL3 clock enable control bit:</li> <li>1: PLL3 enabled;</li> <li>0: PLL3 disabled.</li> <li>Note: This bit is cleared by hardware when entering stop or standby low-power mode. Applied for CH32F20x_D8C and CH32V30x_D8C.</li> </ul>	0
27	PLL2RDY	RO	<ul> <li>PLL2 clock ready lock flag bit (set by hardware):</li> <li>1: PLL locked;</li> <li>0: PLL unlocked.</li> <li><i>Note: Applied for CH32F20x_D8C and CH32V30x_D8C.</i></li> </ul>	0
26	PLL2ON	RW	<ul> <li>PLL2 clock enable control bit:</li> <li>1: PLL enabled;</li> <li>0: PLL disabled.</li> <li>Note: This bit is cleared by hardware when entering stop or standby low-power mode. Applied for CH32F20x_D8C and CH32V30x_D8C.</li> </ul>	0

			PLL clock ready lock flag bit (set by hardware):	
25	PLLRDY	RO	1: PLL locked;	0
			0: PLL unlocked.	
			PLL clock enable control bit:	
			1: PLL enabled;	
24	PLLON	RW	0: PLL disabled.	0
			Note: This bit is cleared by hardware when entering stop	
			or standby low-power mode.	
[23:20]	Reserved	RO	Reserved	0
			Clock security system enable control bit:	
			1: Enable clock security system. When the HSE is ready	
			(HSERDY is set to 1), the HSE clock detector is enabled	
			by hardware. When a HSE clock failure is detected, the	-
19	CSSON	RW	CSSF flag and NMI interrupt is enabled. When the HSE	0
			is not ready, the HSE clock detector is disabled by	
			hardware.	
			0: Disable clock security system.	
			External high-speed crystal bypass control bit:	
			1: Bypass external high-speed crystal/ceramic resonator	
			(using external clock source);	
18	HSEBYP	RW	0: Not bypass external high-speed crystal/ceramic	0
			resonators.	
			Note: This bit can be written only when HSEON is 0.	
			External high-speed crystal oscillator ready flag bit (set	
			by hardware):	
			1: External high-speed crystal oscillator ready;	
17	HSERDY	RO	0: External high-speed crystal oscillator not ready.	0
			Note: After the HSEON bit is cleared, it takes 6 cycles of	
			the HSE oscillator clock to clear this bit.	
			External high-speed crystal oscillator enable control bit: 1: Enable HSE oscillator;	
16	USEON	DW		0
16	HSEON	RW	0: Disable HSE oscillator;	0
			Note: After entering the stop or standby low-power mode,	
			this bit is cleared by hardware.	
[15:8]	HSICAL	RO	Internal high-speed clock calibration, automatically	xxh
			initialized at startup.	
			Internal high-speed clock trimming:	
			The user can input a trimming value that is added to the	
			HSICAL[7:0] bits, and adjust the frequency of the	
[7:3]	HSITRIM	RW	internal HSI RC oscillator according to changes in	10000
			voltage and temperature.	
			The default value is 16, HSI can be trimmed to	
			8MHz±1%. The trimming step is around 40kHz between	
	<b>D</b>	<b>.</b>	2 consecutive HSICAL steps.	
2	Reserved	RO	Reserved	0
1	HSIRDY	RO	Internal high-speed clock (8MHz) ready flag bit (set by	1

			hardware):	
			1: Internal high-speed clock (8MHz) ready;	
			0: Internal high-speed clock (8MHz) not ready.	
			Note: After the HSION bit is cleared, it takes 6 cycles of	
			the HSI oscillator clock to clear this bit.	
			Internal high-speed clock (8MHz) enable control bit:	
			1: Enable HSI oscillator;	
			0: Disable HSI oscillator;	
0	HSION	RW	Note: When the system returns from standby and stop	1
			modes or when the external oscillator HSE selected as the	
			system clock fails, this bit will be set by hardware to start	
			the internal 8MHz RC oscillator.	

## 3.5.2 Clock configuration register0 (RCC\_CFGR0)

Offset address: 0x04

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ADC C LK_ADJ	Res	served	ETH PRE		MCC	0[3:0]			SB RE		PLLM	JL[3:0]		PLL XTP RE	PLL SRC
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ADCPRE	E[1:0]	PP	RE2[2:	0]	PP	RE1[2:	:0]		HPRE	E[3:0]		SWS	[1:0]	SW	[1:0]

Bit	Name	Access	Description	Reset value
31	ADC_CLK_ADJ	RW	ADC clock duty cycle adjustment: 1: ADC clock at low level for longer; 0: ADC clock duty cycle is 50%.	0
[30:29]	Reserved	RO	Reserved	0
28	ETHPRE	RW	Ethernet clock source prescaler control: 0: Not divided; 1: Divided by 2. <i>Note: Applied for CH32V20x_D8W, CH32V20x_D8 and CH32F20x_D8W.</i>	
[27:24]	МСО	RW	Microcontroller clock output (MCO) control: 00xx: No clock; 0100: System clock (SYSCLK); 0101: Internal 8MHz RC oscillator clock (HSI); 0110: External oscillator clock (HSE); 0111: PLL clock divided by 2; 1000: PLL2 clock; 1001: PLL3 clock divided by 2; 1010: XT1 external oscillator clock; 1011: PLL3 clock. Note: This clock output may have some truncated cycles at startup or during MCO clock source switching. The	0

			values from 1000 to 1011 are applied for CH32F20x D8C and CH32V30x D8C.	
[23:22]	USBPRE	RW	USBFS/USBOTG clock prescaler configuration: 00: Not divided (when PLLCLK=48MHz); 01: Divided by 2 (when PLLCLK=96MHz); 10: Divided by 3 (when PLLCLK=144MHz); 11: Not used.	0
[21:18]	PLLMUL	RW	PLL multiplication factor (these bits can be written only when PLL is disabled): For CH32V20x_D8/CH32V20x_D8W/CH32F20x_D8W/ CH32V30x_D8/CH32F20x_D8/CH32V20x_D8/ CH32V20x_D8W/CH32F20x_D8W- 0000: PLL input clock x 2; 0001: PLL input clock x 3; 0010: PLL input clock x 4; 0011: PLL input clock x 5; 0100: PLL input clock x 6; 0101: PLL input clock x 7; 0110: PLL input clock x 8; 0111: PLL input clock x 9; 1000: PLL input clock x 10; 1001: PLL input clock x 11; 1010: PLL input clock x 10; 1001: PLL input clock x 13; 1100: PLL input clock x 14; 1101: PLL input clock x 15; 1110: PLL input clock x 16; 1111: PLL input clock x 18; For <i>CH32F20x_D8C/CH32V30x_D8C</i> - 0000: PLL input clock x 4; 0011: PLL input clock x 5; 0100: PLL input clock x 6; 0101: PLL input clock x 7; 0110: PLL input clock x 8; 0111: PLL input clock x 13; 1100: PLL input clock x 10; 1001: PLL input clock x 13; 1000: PLL input clock x 10; 1001: PLL input clock x 13; 1000: PLL input clock x 10; 1001: PLL input clock x 13; 1000: PLL input clock x 10; 1001: PLL input clock x 13; 1000: PLL input clock x 10; 1001: PLL input clock x 11; 1010: PLL input clock x 10; 1001: PLL input clock x 11; 1010: PLL input clock x 10; 1001: PLL input clock x 11; 1010: PLL input clock x 10; 1001: PLL input clock x 11; 1010: PLL input clock x 12; 1011: PLL input clock x 13; 1100: PLL input clock x 14; 1101: PLL input clock x 13; 1100: PLL input clock x 14; 1101: PLL input clock x 13; 1100: PLL input clock x 14; 1101: PLL input clock x 13; 1100: PLL input clock x 14; 1101: PLL input clock x 13;	0
17	PLLXTPRE	RW	<ul><li>HSE divider for PLL entry (it can be written only when PLL is disabled)</li><li>1: HSE clock divided by 2;</li><li>0: HSE clock not divided.</li></ul>	0
16	PLLSRC	RW	<ul><li>PLL entry clock source (it can be written only when the PLL is disabled):</li><li>1: HSE clock not divided or divided by 2;</li><li>0: HSI clock not divided or divided by 2.</li></ul>	0
[15:14]	ADCPRE	RW	ADC clock source prescaler control: 00: PCLK2 divided by 2; 01: PCLK2 divided by 4; 10: PCLK2 divided by 6; 11: PCLK2 divided by 8; <i>Note: ADC clock shall not exceed 14MHz at most.</i>	0
[13:11]	PPRE2	RW	APB2 clock source prescaler control: 0xx: HCLK not divided; 100: HCLK divided by 2;	0

-				
			101: HCLK divided by 4;	
			110: HCLK divided by 8;	
			111: HCLK divided by 16.	
			APB1 clock source prescaler control:	
			0xx: HCLK not divided;	
[10.0]	PPRE1	RW	100: HCLK divided by 2;	0
[10:8]	PPKEI	K W	101: HCLK divided by 4;	0
			110: HCLK divided by 8;	
			111: HCLK divided by 16.	
			AHB clock source prescaler control:	
			0xxx: SYSCLK not divided;	
			1000: SYSCLK divided by 2;	
			1001: SYSCLK divided by 4;	
			1010: SYSCLK divided by 8;	
<b>17</b> 43		DIV	1011: SYSCLK divided by 16;	0
[7:4]	HPRE	RW	1100: SYSCLK divided by 64;	0
			1101: SYSCLK divided by 128;	
			1110: SYSCLK divided by 256;	
			1111: SYSCLK divided by 512.	
			Note: When the prescale factor of the AHB clock source is	
			greater than 1, the prefetch buffer must be switched on.	
			System clock (SYSCLK) status (set by hardware):	
			00: The system clock source is HSI;	
[3:2]	SWS	RO	01: The system clock source is HSE;	0
			10: The system clock source is PLL;	
			11: Not applicable.	
			System clock source switch:	
			00: HSI used as the system clock;	
			01: HSE used as the system clock;	
			10: PLL output used as the system clock;	
			11: Not applicable.	
[1:0]	SW	RW	Note: When the system returns from standby and stop	0
			modes or when the external oscillator HSE used as the	
			system clock fails after the clock security system is	
			enabled (CSSON=1), HSI is forced to be selected as the	
			system clock by hardware.	
			system clock by huraware.	

# 3.5.3 Clock interrupt register (RCC\_INTR)

Offset address: 0x08

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			Rese	erved				CSSC	PLL3 RDYC	PLL2 RDYC	PLL RDYC	HSE RDYC	HSI RDYC	LSE RDYC	LSI RDYC
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reser ved	PLL3 RDYI E	PLL2 RDYI E	PLL RDYI E	HSE RDYI E	HSI RDYI E	LSE RDYI E	LSI RDYI E	CSSF	PLL3 RDY F	PLL2 RDY F	PLL RDY F	HSE RDY F	HSI RDY F	LSE RDY F	LSI RDY F

Bit	Name	Access	Description	Reset value		
[31:24]	Reserved	RO	Reserved	0		
23	CSSC	WO	Clock security system interrupt clear flag bit (CSSF): 1: Clear CSSF interrupt flag; 0: No effect.	0		
22	PLL3RDYC	WO	<ul> <li>PLL3 ready interrupt clear flag bit:</li> <li>1: Clear PLL3RDYF interrupt flag;</li> <li>0: No effect.</li> <li>Note: Applied for CH32F20x_D8C and CH32V30x_D8C.</li> </ul>	0		
21	PLL2RDYC	WO	PLL2 ready interrupt clear flag bit: 1: Clear PLL2RDYF interrupt flag; 0: No effect. <i>Note: Applied for CH32F20x_D8C and CH32V30x_D8C</i> .	0		
20	PLLRDYC	WO	PLL ready interrupt clear flag bit: 1: Clear the PLLRDYF interrupt flag; 0: No effect.	0		
19	HSERDYC	WO	HSE oscillator ready interrupt clear flag bit: 1: Clear HSERDYF interrupt flag; 0: No effect.	0		
18	HSIRDYC	WO	HSI oscillator ready interrupt clear flag bit: 1: Clear HSIRDYF interrupt flag; 0: No effect.	0		
17	LSERDYC	WO	LSE oscillator ready interrupt clear flag bit: 1: Clear LSERDYF interrupt flag; 0: No effect.			
16	LSIRDYC	wo	LSI oscillator ready interrupt clear flag bit: 1: Clear LSIRDYF interrupt flag; 0: No effect.	0		
14	PLL3RDYIE	RW	PLL3 ready interrupt enable bit: 1: Enable PLL3 ready interrupt; 0: Disable PLL3 ready interrupt.	0		
13	PLL2RDYIE	RW	PLL2 ready interrupt enable bit: 1: Enable PLL2 ready interrupt; 0: Disable PLL2 ready interrupt.	0		
12	PLLRDYIE	RW	PLL ready interrupt enable bit: 1: Enable PLL ready interrupt; 0: Disable PLL ready interrupt.	0		
11	HSERDYIE	RW	HSE ready interrupt enable bit: 1: Enable HSE ready interrupt; 0: Disable HSE ready interrupt.	0		
10	HSIRDYIE	RW	HSI ready interrupt enable bit: 1: Enable HSI ready interrupt; 0: Disable HSI ready interrupt.	0		

9LSERDYIERWLSE ready interrupt enable bit: 1: Enable LSE ready interrupt; 0: Disable LSE ready interrupt.8LSIRDYIERWLSI ready interrupt enable bit: 1: Enable LSI ready interrupt; 0: Disable LSI ready interrupt; 0: Disable LSI ready interrupt.7CSSFROClock security system interrupt flag bit: 1: The HSE clock fails and a clock security system interrupt (CSSI) is generated; 0: No clock security system interrupt.6PLL3RDYFROPLL3clock ready interrupt caused by PLL3 clock; 0: No clock ready interrupt caused by PLL3 clock. Set by hardware. Write 1 to PLL3RDYC by software to clear.	0 0 0 0
6       PLL3RDYF       RO       0: Disable LSE ready interrupt enable bit: LSI ready interrupt enable bit: 1: Enable LSI ready interrupt; 0: Disable LSI ready interrupt; 0: Disable LSI ready interrupt flag bit: 1: The HSE clock fails and a clock security system interrupt (CSSI) is generated; 0: No clock security system interrupt. Set by hardware. Write 1 to CSSC bit by software to clear.         6       PLL3RDYF       RO         7       RO       PLL3RDYF         8       PLL3RDYF       RO	0
8       LSIRDYIE       RW       LSI ready interrupt enable bit:         8       LSIRDYIE       RW       1: Enable LSI ready interrupt;         0: Disable LSI ready interrupt;       0: Disable LSI ready interrupt;         0: Disable LSI ready interrupt;       0: Disable LSI ready interrupt;         7       CSSF       RO         8       RO       Iterrupt (CSSI) is generated;         0: No clock security system interrupt.       Set by hardware. Write 1 to CSSC bit by software to clear.         8       PLL3RDYF       RO         8       RO       PLL3RDYF         8       RO       RO         9       RO       RO         10       RO       RO <td>0</td>	0
8       LSIRDYIE       RW       1: Enable LSI ready interrupt;         0: Disable LSI ready interrupt.       0: Disable LSI ready interrupt.         7       CSSF       RO       Clock security system interrupt flag bit:         1: The HSE clock fails and a clock security system interrupt (CSSI) is generated;       0: No clock security system interrupt.         8       Set by hardware. Write 1 to CSSC bit by software to clear.         9       PLL3RDYF       RO         8       PLL3RDYF       RO         8       PLL3RDYF       RO         9       PLL3RDYF       RO	0
6       PLL3RDYF       RO       D: Disable LSI ready interrupt flag bit:         1:       The HSE clock fails and a clock security system interrupt flag bit:         1:       The HSE clock fails and a clock security system interrupt (CSSI) is generated;         0:       No clock security system interrupt.         Set by hardware. Write 1 to CSSC bit by software to clear.         PLL3RDYF       RO         RO       PLCock ready interrupt caused by PLL3 clock;         0:       No clock ready interrupt caused by PLL3 clock.         Set by hardware. Write 1 to PLL3RDYC by software to clear.	0
6       PLL3RDYF       RO       Clock security system interrupt flag bit: 1: The HSE clock fails and a clock security system interrupt (CSSI) is generated; 0: No clock security system interrupt. Set by hardware. Write 1 to CSSC bit by software to clear.         PLL3RDYF       RO       PLL3clock ready interrupt flag: 1: Clock ready interrupt caused by PLL3 clock; 0: No clock ready interrupt caused by PLL3 clock. Set by hardware. Write 1 to PLL3RDYC by software to clear.	-
7CSSFRO1: The HSE clock fails and a clock security system interrupt (CSSI) is generated; 0: No clock security system interrupt. Set by hardware. Write 1 to CSSC bit by software to clear.6PLL3RDYFROPLL3clock ready interrupt flag: 1: Clock ready interrupt caused by PLL3 clock; 0: No clock ready interrupt caused by PLL3 clock. Set by hardware. Write 1 to PLL3RDYC by software to clear.	-
7       CSSF       RO       interrupt (CSSI) is generated; 0: No clock security system interrupt. Set by hardware. Write 1 to CSSC bit by software to clear.         6       PLL3RDYF       PLL3clock ready interrupt flag: 1: Clock ready interrupt caused by PLL3 clock; 0: No clock ready interrupt caused by PLL3 clock. Set by hardware. Write 1 to PLL3RDYC by software to clear.	-
6       PLL3RDYF       RO       PLL3RDYF       PLL3Clock ready interrupt caused by PLL3 clock; 0: No clock ready interrupt caused by PLL3 clock; 0: No clock ready interrupt caused by PLL3 clock. Set by hardware. Write 1 to PLL3RDYC by software to clear.	-
6       PLL3RDYF       RO       Set by hardware. Write 1 to CSSC bit by software to clear.         PLL3RDYF       PLL3clock ready interrupt flag:         1: Clock ready interrupt caused by PLL3 clock;       0: No clock ready interrupt caused by PLL3 clock.         Set by hardware. Write 1 to PLL3RDYC by software to clear.	0
6       PLL3RDYF       RO       PLL3clock ready interrupt flag: 1: Clock ready interrupt caused by PLL3 clock; 0: No clock ready interrupt caused by PLL3 clock. Set by hardware. Write 1 to PLL3RDYC by software to clear.	0
6 PLL3RDYF RO RO 1: Clock ready interrupt caused by PLL3 clock; 0: No clock ready interrupt caused by PLL3 clock. Set by hardware. Write 1 to PLL3RDYC by software to clear.	0
6 PLL3RDYF RO 0: No clock ready interrupt caused by PLL3 clock. Set by hardware. Write 1 to PLL3RDYC by software to clear.	0
6 PLL3RDYF RO Set by hardware. Write 1 to PLL3RDYC by software to clear.	0
clear.	
Note: Applied for CH32F20x_D8C and CH32V30x_D8C.	
PLL2clock ready interrupt flag:	
1: Clock ready interrupt caused by PLL2 clock;	
5 PLL2RDYF RO 0: No clock ready interrupt caused by PLL2 clock.	0
Set by hardware. Write 1 to PLL2RDYC by software to	
clear.	
Note: Applied for CH32F20x_D8C and CH32V30x_D8C.	
PLLclock ready interrupt flag:	
1: Clock ready interrupt caused by PLL clock;	
4 PLLRDYF RO 0: No clock ready interrupt caused by PLL clock.	0
Set by hardware. Write 1 to PLLRDYC by software to	
clear.	
HSE clock ready interrupt flag:	
1: Clock ready interrupt caused by HSE clock;	
3 HSERDYF RO 0: No clock ready interrupt caused by HSE clock.	0
Set by hardware. Write 1 to HSERDYC bit by software to	
clear.	
HSI clock ready interrupt flag:	
1: Clock ready interrupt caused by HSI clock;	
2 HSIRDYF RO 0: No clock ready interrupt caused by HSI clock.	0
Set by hardware. Write 1 to HSIRDYC bit by software to	
clear.	
LSE clock ready interrupt flag:	
1: Clock ready interrupt caused by LSE clock;	
1LSERDYFRO0: No clock ready interrupt caused by LSE clock.	0
Set by hardware. Write 1 to LSERDYC bit by software to	
clear.	
LSI clock ready interrupt flag:	
0 LSIRDYF RO 1: Clock ready interrupt caused by LSI clock;	0
0: No clock ready interrupt caused by LSI clock.	

	Set by hardware. Write 1 to LSIRDYC bit by software to	
	clear.	

## 3.5.4 APB2 peripheral reset register (RCC\_APB2PRSTR)

Offset address: 0x0C

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
				F	Reserve	d					TIM1 0 RST	TIM9 RST	R	leserve	d
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Rese rved	USAR T1 RST	TIM 8 RST	SPI1 RST	TIM1 RST	ADC 2 RST	ADC 1 RST	Rese	rved	IOPE RST	IOPD RST	IOPC RST	IOPB RST	IOPA RST	Reser ved	AFIO RST

Bit	Name	Access	]	Description			
[31:21]	Reserved	RO	Reserved.		value 0		
20	TIM10RST	RW	TIM10 reset: 1: Reset TIM10;	0: No effect.	0		
19	TIM9RST	RW	TIM9 reset: 1: Reset TIM9;	0: No effect.	0		
[18:15]	Reserved	RO	Reserved.		0		
14	USART1RST	RW	USART1 reset: 1: Reset USART1;	0: No effect.	0		
13	TIM8RST	RW	TIM8 reset: 1: Reset TIM8;	0: No effect.	0		
12	SPI1RST	RW	SPI1 reset: 1: Reset SPI1;	0: No effect.	0		
11	TIM1RST	RW	TIM1 reset: 1: Reset TIM1;	0: No effect.	0		
10	ADC2RST	RW	ADC2 reset: 1: Reset ADC2;	0: No effect.	0		
9	ADC1RST	RW	ADC1 reset: 1: Reset ADC1;	0: No effect.	0		
[8:7]	Reserved	RO	Reserved		0		
6	IOPERST	RW	IO port PE reset: 1: Reset PE;	0: No effect.	0		
5	IOPDRST	RW	IO port PD reset: 1: Reset PD;	0: No effect.	0		
4	IOPCRST	RW	IO port PC reset: 1: Reset PC;	0: No effect.	0		
3	IOPBRST	RW	IO port PB reset: 1: Reset PB;	0: No effect.	0		
2	IOPARST	RW	IO port PA reset: 1: Reset PA;	0: No effect.	0		

32

1	Reserved	RO	Reserved				
0	AFIORST	RW	Alternate function IO reset:	0			
0	AFIORSI	K W	1: Reset alternate function; 0: No effect.	0			

# **3.5.5 APB1 peripheral reset register (RCC\_APB1PRSTR)** Offset address: 0x10

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Rese	erved	DAC RST	PWR RST	BKP RST	CAN 2 RST	CAN 1 RST	Reser ved	USB D RST	I2C2 RST	I2C1 RST	USA RT5 RST	USA RT4 RST	USART 3 RST	USART 2 RST	Rese rved
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SPI3 RST	SPI2 RST	Rese	erved	WW DG RST	Rese	rved	UAR T8RS T		UAR T6RS T	TIM7 RST	TIM6 RST	TIM5 RST	TIM4 RST	TIM3 RST	TIM 2 RST

Bit	Name	Access	Description			
[31:30]	Reserved	RO	Reserved.	0		
29	DACRST	RW	DAC module reset: 1: Reset DAC; 0: No effect.	0		
28	PWRRST	RW	Power interface module reset: 1: Reset Power interface; 0: No effect.	0		
27	BKPRST	RW	Backup interface reset: 1: Reset back-up interface; 0: No effect.	0		
26	CAN2RST	RW	CAN2 module reset: 1: Reset CAN2; 0: No effect.	0		
25	CAN1RST	RW	CAN1 module reset: 1: Reset CAN1; 0: No effect.	0		
24	Reserved	RO	Reserved	0		
23	USBDRST	RW	USBD module reset: 1: Reset USBD; 0: No effect.	0		
22	I2C2RST	RW	I2C2 interface reset:1: Reset I2C2;0: No effect.	0		
21	I2C1RST	RW	I2C1 interface reset:1: Reset I2C1;0: No effect.	0		
20	USART5RST	RW	USART5 interface reset: 1: Reset USART5; 0: No effect.	0		
19	USART4RST	RW	USART4 interface reset: 1: Reset USART4; 0: No effect.	0		
18	USART3RST	RW	USART3 interface reset: 1: Reset USART3; 0: No effect.	0		
17	USART2RST	RW	USART2 interface reset: 1: Reset USART2; 0: No effect.	0		
16	Reserved	RO	Reserved	0		
15	SPI3RST	RW	SPI3 interface reset:	0		

			1: Reset SPI3;	0: No effect.	
14	SPI2RST	RW	SPI2 interface reset:		0
14	512K51	K W	1: Reset SPI2;	0: No effect.	0
[13:12]	Reserved	RO	Reserved		0
11	WWDGRST	RW	Window watchdog reset:		0
11	W WDGKS1	κw	1: Reset window watchdog;	0: No effect.	0
[10:9]	Reserved	RO	Reserved		0
8	UART8RST	RW	UART8 interface reset:		0
0	UARIORSI	IX W	1: Reset UART8;	0: No effect.	0
7	UART7RST	RW	UART7 interface reset:		0
/	UARI/RSI	K W	1: Reset UART7;	0: No effect.	0
6	UART6RST	RW	UART6 interface reset:		0
0	CARTORST	IX W	1: Reset UART6;	0: No effect.	0
5	TIM7RST	RW	Timer7 module reset:		0
5		IC W	1: Reset Timer7;	0: No effect.	0
4	TIM6RST	RW	Timer6 module reset:		0
•		IX W	1: Reset Timer6;	0: No effect.	Ū
3	TIM5RST	RW	Timer5 module reset:		0
5		IX W	1: Reset Timer5;	0: No effect.	0
2	TIM4RST	RW	Timer4 module reset:		0
			1: Reset Timer4;	0: No effect.	Ŭ
1	TIM3RST	RW	Timer3 module reset:		0
÷			1: Reset Timer3;	0: No effect.	v
0	TIM2RST	RW	Timer2 module reset:		0
v	1 11/12/10/1		1: Reset Timer2;	0: No effect.	v

# 3.5.6 AHB peripheral clock enable register (RCC\_AHBPCENR)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
						F	Reserve	d							ETH MAC RXE N
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ETH MAC TXE	ETH MAC	DVP EN	OTG EN	USB HS	SDIO EN	RNG EN	FSM CEN	Reser ved	CRC EN	Reser ved	Reser ved	Reser ved	SRA M	DMA 2	DMA 1

Bit	Name	Access	Description	Reset value
[31:17]	Reserved	RO	Reserved	0
16	ETHMACRXEN	RW	Ethernet MAC receive clock enable: 1: Ethernet MAC receive clock enabled; 0: Ethernet MAC receive clock disabled.	0
15	ETHMACTXEN	RW	Ethernet MAC transmit clock enable:	0

			1: Ethernet MAC transmit clock enabled;	
			0: Ethernet MAC transmit clock disabled.	
			Ethernet MAC clock enable:	
14	ETHMACEN	RW	1: Ethernet MAC clock enabled;	0
			0: Ethernet MAC clock disabled.	
13	DVPEN	RW	DVP module clock enable bit:	0
15	DVFEN	K W	1: DVP clock enabled; 0: DVP clock disabled.	0
12	OTGEN	RW	USBOTG module clock enable bit:	0
12	OTGEN	K W	1: USBOTG clock enabled; 0: USBOTG clock disabled.	0
11	USBHSEN	RW	USBHS module clock enable bit:	0
11	USBIISEN	K W	1: USBHS clock enabled; 0: USBHS clock disabled.	0
10	SDIOEN	RW	SDIO module clock enable bit:	0
10	SDIOEN	K W	1: SDIO clock enabled; 0: SDIO clock disabled.	0
9	RNGEN	RW	RNG module clock enable bit:	0
9	KINGLIN	IX W	1: RNG clock enabled; 0: RNG clock disabled.	0
8	FSMCEN	RW	FSMCEN module clock enable bit:	0
0	ISMCEN	K W	1: FSMCEN clock enabled; 0: FSMCEN clock disabled.	0
7	Reserved	RO	Reserved	0
6	CRCEN	RW	CRC module clock enable bit:	0
0	CREEN	IX W	1: CRC clock enabled; 0: CRC clock disabled.	0
5	Reserved	RO	Reserved	0
4	Reserved	RO	Reserved	0
3	Reserved	RO	Reserved	0
			SRAM interface clock enable bit:	
2	SRAMEN	RW	1: In sleep mode, SRAM interface clock enabled;	1
			0: In sleep mode, SRAM interface clock disabled.	
1	DMA2EN	RW	DMA2 module clock enable bit:	0
1	DIVIAZEIN		1: DMA2 clock enabled; 0: DMA2 clock disabled.	U
0	DMA1EN	RW	DMA1 module clock enable bit:	0
U	DWATEN		1: DMA1 clock enabled; 0: DMA1 clock disabled.	U

Note: When the peripheral clock is not enabled, the value of the peripheral register cannot be read by software, and the returned value is always 0.

# 3.5.7 APB2 peripheral clock enable register (RCC\_APB2PCENR)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
				F	Reserve	d			-	-	TIM1 0 EN	TIM9 EN	R	leserve	d
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reser ved	USAR T1 EN	TIM8 EN	SPI1 EN	TIM1 EN	ADC 2 EN	ADC 1 EN	Rese	rved	IOPE EN	IOPD EN	IOPC EN	IOPB EN	IOPA EN	Reser ved	AFIO EN

Bit	Name	Access	Description	Reset value
-----	------	--------	-------------	----------------

[31:21]	Reserved	RO	Reserved.	0
20	TIM10EN	RW	TIM10 interface clock enable bit:	0
20	TIMITOEIN	K W	1: TIM10 clock enabled; 0: TIM10 clock disabled.	0
19	TIM9EN	RW	TIM9 interface clock enable bit:	0
17		IX W	1: TIM9 clock enabled; 0: TIM9 clock disabled.	U
[18:15]	Reserved	RO	Reserved.	0
14	USART1EN	RW	USART1 interface clock enable bit:	0
11	0.5/ IKT IER	1	1: USART1 clock enabled; 0: USART1 clock disabled.	Ŭ
13	TIM8EN	RW	TIM8 module clock enable bit:	0
15		IX W	1: TIM8 clock enabled; 0: TIM8 clock disabled.	0
12	SPI1EN	RW	SPI1 interface clock enable bit:	0
12	STILL	it w	1: SPI1 clock enabled; 0: SPI1 clock disabled.	Ŭ
11	TIM1EN	RW	TIM1 module clock enable bit:	0
11		10.00	1: TIM1 clock enabled; 0: TIM1 clock disabled.	Ŭ
10	ADC2EN	RW	ADC2 module clock enable bit:	0
10			1: ADC2 clock enabled; 0: ADC2 clock disabled.	Ŭ
9	ADC1EN	RW	ADC1 module clock enable bit:	0
			1: ADC1 clock enabled; 0: ADC1 clock disabled.	Ŭ
[8:7]	Reserved	RO	Reserved.	0
6	IOPEEN	RW	IO port PE clock enable bit:	0
			1: PE clock enabled; 0: PE clock disabled.	Ť
5	IOPDEN	RW	IO port PD clock enable bit:	0
-			1: PD clock enabled; 0: PD clock disabled.	-
4	IOPCEN	RW	IO port PC clock enable bit:	0
		_	1: PC clock enabled; 0: PC clock disabled.	
3	IOPBEN	RW	IO port PB clock enable bit:	0
			1: PB clock enabled; 0: PB clock disabled.	
2	IOPAEN	RW	IO port PA clock enable bit:	0
			1: PA clock enabled; 0: PA clock disabled.	
1	Reserved	RO	Reserved.	0
			Alternate function IO clock enable bit:	
0	AFIOEN	RW	1: Alternate function IO clock enabled;	0
			0: Alternate function IO clock disabled.	

Note: When the peripheral clock is not enabled, the value of the peripheral register cannot be read by software, and the returned value is always 0.

# 3.5.8 APB1 peripheral clock enable register (RCC\_APB1PCENR)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Rese	erved	DAC EN	PWR EN	BKP EN	CAN 2 EN	CAN 1 EN	Reser ved	USB D EN	I2C2 EN	I2C1 EN	UART5 EN	UART4 EN	USAR T3 EN	USAR T2 EN	Reser ved
15	14	13	10	11	10	0	0	-	(	-	4	2	2	1	0
10	14	13	12	11	10	9	8	1	6	3	4	3	2	I	0

Bit	Name	Access	Description	Reset value
[31:30]	Reserved	RO	Reserved.	0
29	DACEN	RW	DAC module clock enable bit: 1: DAC clock enabled; 0: DAC clock disabled.	0
28	PWREN	RW	Power interface clock enable bit: 1: Power interface clock enabled; 0: Power interface clock disabled.	0
27	BKPEN	RW	Backup interface clock enable bit: 1: Backup interface clock enabled; 0: Backup interface clock disabled.	0
26	CAN2EN	RW	CAN2 module clock enable bit: 1: CAN2 clock enabled; 0: CAN2 clock disabled.	0
25	CAN1EN	RW	CAN1 module clock enable bit: 1: CAN1 clock enabled; 0: CAN1 clock disabled.	0
24	Reserved	RO	Reserved	0
23	USBDEN	RW	USBD module clock enable bit: 1: USBD clock enabled; 0: USBD clock disabled.	0
22	I2C2EN	RW	I2C2 interface clock enable bit: 1: I2C2 clock enabled; 0: I2C2 clock disabled.	0
21	I2C1EN	RW	I2C1interface clock enable bit: 1: I2C1 clock enabled; 0: I2C1 clock disabled.	0
20	UART5EN	RW	UART5interface clock enable bit: 1: UART5 clock enabled; 0: UART5 clock disabled.	0
19	UART4EN	RW	UART4interface clock enable bit: 1: UART4 clock enabled; 0: UART4 clock disabled.	0
18	UART3EN	RW	UART3interface clock enable bit: 1: UART3 clock enabled; 0: UART3 clock disabled.	0
17	UART2EN	RW	UART2interface clock enable bit: 1: UART2 clock enabled; 0: UART2 clock disabled.	0
16	Reserved	RO	Reserved	0
15	SPI3EN	RW	SPI3interface clock enable bit:1: SPI3 clock enabled;0: SPI3 clock disabled.	0
14	SPI2EN	RW	SPI2interface clock enable bit: 1: SPI2 clock enabled; 0: SPI2 clock disabled.	0
[13:12]	Reserved	RO	Reserved	0
11	WWDGEN	RW	Window watchdog clock enable bit: 1: Window watchdog clock enabled; 0: Window watchdog clock disabled.	0
[10:9]	Reserved	RO	Reserved	0
8	UART8EN	RW	UART8 enable bit: 1: UART8 clock enabled; 0: UART8 clock disabled.	0
7	UART7EN	RW	UART7 enable bit: 1: UART7 clock enabled; 0: UART7 clock disabled.	0

6	UART6EN	RW	UART6 enable bit:	0
0	UARIOLIN	IX W	1: UART6 clock enabled; 0: UART6 clock disabled.	0
5	TIM7EN	RW	Timer7 module clock enable bit:	0
3	I IIVI / EIN	ΚW	1: Timer7 clock enabled; 0: Timer7 clock disabled.	0
4	TIM6EN	RW	Timer6 module clock enable bit:	0
4	TIMOLIN	IX W	1: Timer6 clock enabled; 0: Timer6 clock disabled.	0
3	TIM5EN	RW	Timer5 module clock enable bit:	0
3	TIMJEIN	ΚW	1: Timer5 clock enabled; 0: Timer5 clock disabled.	0
2	TIM4EN	RW	Timer4 module clock enable bit:	0
2	I IIVI4EIN	IX W	1: Timer4 clock enabled; 0: Timer4 clock disabled.	0
1	TIM3EN	RW	Timer3 module clock enable bit:	0
1		ĸw	1: Timer3 clock enabled; 0: Timer3 clock disabled.	0
0	TIM2EN	RW	Timer2 module clock enable bit:	0
0	IIVIZEIN	КW	1: Timer2 clock enabled; 0: Timer2 clock disabled.	0

Note: When the peripheral clock is not enabled, the value of the peripheral register cannot be read by software, and the returned value is always 0.

#### **3.5.9 Backup domain control register (RCC\_BDCTLR)** Offset address: 0x20

C	offset a	address	s: 0x20												
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
				-	-	ŀ	Reserve	d	-	-	-	-	-	-	BDR ST
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RTCE N		I	Reserve	d		RTCS	EL[1:0]		]	Reserve	ed		LSE BYP	LSE RDY	LSEO N

Bit	Name	Access	Description	Reset value
[31:17]	Reserved	RO	Reserved.	0
16	BDRST	RW	Backup domain software reset control: 1: Reset the entire backup domain. 0: Reset not activated.	0
15	RTCEN	RW	RTC clock enable control: 1: RTC clock enabled; 0: RTC clock disabled. Note: The RTC clock can be enabled only when RTCSEL!=0. Otherwise, it is forced to 0 by hardware.	0
[14:10]	Reserved	RO	Reserved.	0
[9:8]	RTCSEL	RW	<ul> <li>RTC clock source selection:</li> <li>00: No clock;</li> <li>01: LSE oscillator clock;</li> <li>10: LSI oscillator clock;</li> <li>11: HSE oscillator clock divided by 128.</li> <li>Note: Once the RTC clock source is selected (RTCEN=1),</li> <li>it cannot be changed until the next backup domain is</li> </ul>	0

			reset. The default can be restored by setting the BDRST	
			bit.	
[7:3]	Reserved	RO	Reserved.	0
			External low-speed oscillator (LSE) bypass control bit:	
			1: External low-speed crystal/ceramic resonator bypassed	
2	LCEDVD	RW	(external clock source is used);	0
2	LSEBYP	RW	0: External low-speed crystal/ceramic resonator not	0
			bypassed	
			Note: This bit can be written only when LSEON is 0.	
			External low-speed oscillator ready flag bit (set by	
			hardware):	
1	LCEDDV	RO	1: External low-speed oscillator ready;	0
1	LSERDY	RO	0: External low-speed oscillator not ready.	0
			Note: After the LSEON bit is cleared, it takes 6 cycles of	
			LSE clock to clear this bit.	
			External low-speed crystal oscillator enable control bit:	
0	LSEON	RW	1: LSE oscillator enabled;	0
			0: LSE oscillator disabled.	

Note: The LSEON, LSEBYP, RTCSEL and RTCEN bits in the backup domain control register (RCC\_BDCTLR) are in the backup domain. Therefore, these bits are in a write-protected status after reset, and these bits can only be changed after the DBP bit in the power control register (PWR\_CR) is set to 1. These bits can only be cleared by the backup domain reset. Any internal or external reset will not affect these bits.

## 3.5.10 Control/Status register (RCC\_RSTSCKR)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
LPW R RSTF	WW DG RSTF	IWD G RSTF	SFT RSTF	POR RSTF	PIN RSTF	Reser ved	RMV F				Rese	erved			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						Rese	erved							LSI RDY	LSIO N

Bit	Name	Access	Description	Reset value
31	LPWRRSTF	RO	Low-power reset flag: 1: Low-power reset occurred; 0: No low-power reset occurred. When low-power management reset occurs, set by hardware. Cleared by writing to the RMVF bit by software.	0
30	WWDGRSTF	RO	<ul> <li>Window watchdog reset flag:</li> <li>1: Window watchdog reset occurred;</li> <li>0: No window watchdog reset occurred.</li> <li>When the window watchdog reset occurs, set by hardware. Cleared by writing to the RMVF bit by software.</li> </ul>	0
29	IWDGRSTF	RO	Independent watchdog reset flag:	0

			1:Independent watchdog reset occurred;	
			0: No independent watchdog reset occurred.	
			When independent watchdog reset occurs, set by	
			hardware. Cleared by writing to the RMVF bit by software.	
			Software reset flag:	
			1: Software reset occurred;	
28	SFTRSTF	RO	0: No software reset occurred.	0
			When software reset occurs, set by hardware. Cleared by	
			writing to the RMVF bit by software.	
			Power-on/power-down reset flag:	
			1: Power-on/power-down reset occurred;	
27	PORRSTF	RO	0: No power-on/power-down reset occurred.	1
			During the power-on/power-down reset, set by hardware.	
			Cleared by writing to the RMVF bit by software.	
			External manual reset (NRST pin) flag:	
			1: NRST pin reset occurred;	
26	PINRSTF	RO	0: No NRST pin reset occurred.	1
			During the NRST pin reset, set by hardware. Cleared by	
			writing to the RMVF bit by software.	
25	Reserved	RO	Reserved.	0
			Clear reset flag control:	
24	RMVF	W0	1: Clear reset flag;	0
			0: No effect.	
[23:2]	Reserved	RO	Reserved.	0
			Internal low-speed clock (LSI) ready flag bit (set by	
			hardware):	
			1: Internal low-speed clock (40 kHz) ready;	
1	LSIRDY	RO	0: Internal low-speed clock (40 kHz) not ready;	0
			Note: After the LSION bit is cleared, it takes 3 cycles of	
			LSI clock to clear this bit.	
			Internal low-speed clock (LSI) enable control bit:	
0	LSION	RW	1:LSI (40kHz) oscillator enabled;	0
Ŭ			0: LSI (40kHz) oscillator disabled.	0
	11	1		

Note: Except that the reset flag can only be cleared by power-on reset, others can be cleared by system reset.

## 3.5.11 AHB peripheral reset register (RCC\_AHBRSTR)

	Offset address: 0x28														
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reser ved	ETH MAC RST	DVP RST	USB HD RST				-	-	Rese	erved		-			

Bit	Name	Access	Description	Reset value
[31:15]	Reserved	RO	Reserved	0
14	ETHMACRST	RW	Ethernet MAC reset control:	0
14	EIIIWACKSI		1: Reset Ethernet MAC; 0: No effect.	0
13	DVPRST	RO	DVP reset control:	0
15	DVIKSI	KO	1: Reset DVP; 0: No effect.	0
12	USBHDRST	RW	USBHD module reset control:	0
12	CSDIDKSI		1: Reset USBHD; 0: No effect.	0
[11:0]	Reserved	RO	Reserved	0

# **3.5.12 Clock configuration register (RCC\_CFGR2)** Offset address: 0x2C

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
USB_ CLK SRC	USB HS_P LLA LIVE	USBH REF	IS_CK FSEL	USB HS_P LL_S RC	USBI	IS_PR	EDIV	Reser	ETH1 G_12 5M_E N	ETH1G C	_SR	RNG _SRC	I2S3 SRC	I2S2 SRC	PRE DIV1 SRC
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
F	PLL3MUL[3:0] PLL2MUL[3:0]				]		PREDI	V2[3:0]		I	PREDI	V1[3:0	]		

Bit	Name	Access	Description	Reset value
31	USB_CLK_SRC	RW	USB 48MHz clock source selection: 1: USB PHY 0: PLLCLK	0
30	USBHS_PLLAL IVE	RW	USBHS PHY internal PLL control bit: 1: USB PHY internal PLL enabled; 0: USB PHY internal PLL disabled.	0
[29:28]	USBHS_CKREF SEL	RW	USBHS PLL reference clock selection (USBHS_PLL_SRC/ USBHS_PREDIV): 00: 3MHz; 01: 4MHz; 10: 8MHz; 11: 5MHz.	00
27	USBHS_PLL_S RC	RW	USBHS PLL reference source selection: 1: HSI 0: HSE	0
[26:24]	USBHS_PREDI V	RW	USBHS PLL prescaler:000: Not divided;001: Divided by 2;010: Divided by 3;011: Divided by 4;100: Divided by 5;101: Divided by 6;110: Divided by 7111: Divided by 8.	000
23	Reserved	RO	Reserved	0
22	ETH1G_125M_ EN	RW	Gigabit Ethernet 125M clock enable bit: 1: Enabled; 0: Disabled.	
[21:20]	ETH1G_SRC	RW	Gigabit Ethernet 125M clock selection:	

			00: PLL2 VCO;	
			01: PLL3 VCO;	
			1x: External PB1 pin input.	
			RNG clock source selection:	
19	RNG_SRC	RW	1: PLL3 VCO; 0: System clock.	
			I2S3 clock source:	
18	I2S3SRC	RW	1: PLL3VCO;	0
10	12000110	10.00	0: System clock (SYSCLK).	Ŭ
			I2S2 clock source:	
17	I2S2SRC	RW	1: PLL3VCO;	0
17	12020110	10.00	0: System clock (SYSCLK).	Ŭ
			PREDIV1 clock source:	
16	PREDIV1SRC	RW	1: PLL2;	0
10		10.00	0: HSE.	Ŭ
			PLL3 multiplication factor (these bits can be written only	
			when PLL3 is disabled).	
			0000:PLL3 input clock x 2.5;	
			0001:PLL3input clock x 2.5;	
			0010: PLL3input clock x 4;	
			0011: PLL3input clock x 5;	
			0100: PLL3input clock x 6;	
			0101: PLL3input clock x 0;	
			0110: PLL3 input clock x 8;	
[15:12]	PLL3MUL[3:0]	RW	0111: PLL3 input clock x 9;	0000
			1000: PLL3 input clock x 10;	
			1001: PLL3 input clock x 10,	
			1010: PLL3 input clock x 12;	
			1010: PLL3 input clock x 12; 1011: PLL3 input clock x 13;	
			1100: PLL3 input clock x 14;	
			1100: PLL3 input clock x 14, 1101: PLL3 input clock x 15;	
			1110: PLL3 input clock x 16;	
			-	
			1111: PLL3 input clock x 20.	
l			PLL2 multiplication factor (these bits can be written only when PLL2 is dischlad)	
			when PLL2 is disabled).	
			0000: PLL2 input clock x 2.5;	
			0001: PLL2 input clock x 12.5;	
			0010: PLL2 input clock x 4;	
			0011: PLL2 input clock x 5;	
[11:8]	PLL2MUL[3:0]	RW	0100: PLL2 input clock x 6;	0000
			0101: PLL2 input clock x 7;	
			0110: PLL2 input clock x 8;	
			0111: PLL2 input clock x 9;	
			1000: PLL2 input clock x 10;	
			1001: PLL2 input clock x 11;	
			1010: PLL2 input clock x 12;	
L			1011: PLL2 input clock x 13;	

			1100: PLL2 input clock x 14;	
			1100: PLL2 input clock x 14, 1101: PLL2 input clock x 15;	
			1110: PLL2 input clock x 16;	
			1111: PLL2 input clock x 20.	
			PREDIV2 prescaler factor (these bits can be written only	
			when PLL2 and PLL3 both are disabled).	
			0000: PREDIV2 not divided;	
			0001: PREDIV2 input clock divided by 2;	
			0010: PREDIV2 input clock divided by 3;	
			0011: PREDIV2 input clock divided by 4;	
			0100: PREDIV2 input clock divided by 5;	
			0101: PREDIV2 input clock divided by 6;	
[7:4]	PREDIV2[3:0]	RW	0110: PREDIV2 input clock divided by 7;	0000
			0111: PREDIV2 input clock divided by 8;	
			1000: PREDIV2 input clock divided by 9;	
			1001: PREDIV2 input clock divided by 10;	
			1010: PREDIV2 input clock divided by 11;	
			1011: PREDIV2 input clock divided by 12;	
			1100: PREDIV2 input clock divided by 13;	
			1101: PREDIV2 input clock divided by 14;	
			1110: PREDIV2 input clock divided by 15;	
			1111: PREDIV2 input clock divided by 16.	
			PREDIV1 prescaler factor (these bits can be written only	
			when PLL is disabled).	
			0000: PREDIV1 not divided;	
			0001: PREDIV1 input clock divided by 2;	
			0010: PREDIV1 input clock divided by 3;	
			0011: PREDIV1 input clock divided by 4;	
			0100: PREDIV1 input clock divided by 5;	
			0101: PREDIV1 input clock divided by 6;	
			0110: PREDIV1 input clock divided by 7;	
			0111: PREDIV1 input clock divided by 8;	
[3:0]	PREDIV1[3:0]	RW	1000: PREDIV1 input clock divided by 9;	0000
			1001: PREDIV1 input clock divided by 10;	
			1010: PREDIV1 input clock divided by 11;	
			1011: PREDIV1 input clock divided by 12;	
			1100: PREDIV1 input clock divided by 13;	
			1101: PREDIV1 input clock divided by 14;	
			1110: PREDIV1 input clock divided by 15;	
	1		1111: PREDIV1 input clock divided by 16.	
			1	
			Note: Bit0 is the same as bit17 in the RCC_CFGR0	
			-	

Note: *Applied for CH32F20x\_D8C and CH32V30x\_D8C*.

## **3.5.13 Extend control register (EXTEND\_CTR)** Offset address: 0x00

(	Offset a	ddress:	: 0x00												
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Res	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved LDO TRIM		ULI TRIN	LDO 4[1:0]	LKU P RESE T	LKU P EN	Reser ved	HSI PRE	ETH RGM II	ETH_ 10M	USB D PU	USBD LS			

Bit	Name	Access	Description	Reset value
[31:13]	Reserved	RO	Reserved	0
12	HSE_KEEP_LP	RW	HSE oscillation control bit in low-power mode:1: HSE keeps oscillated in low-power mode;0: HSE not oscillated in low-power mode.Note:AppliedforCH32V20x_D8,CH32V20x_D8W and CH32F20x_D8W.	0
[11:10]	LDOTRIM[1:0]	RW	LDO voltage trimming	10b
[9:8]	ULLDOTRIM[1:0]	RW	ULLDO voltage trimming	10b
7	LKUPRESET	RW1	LOCKUP reset flag: 1: System reset caused by LOCKUP. Cleared by writing 1; 0: Normal.	0
6	LKUPEN	RW	LOCKUP detector function: 1: Enabled. Reset and set the LOCKUP_RESET bit when system lock-up occurs. 0: Disabled.	0
5	Reserved	RO	Reserved	0
4	HSIPRE	RW	<ul> <li>HIS clock prescaler: (this bit can only be written when PLL is disabled)</li> <li>1: HSI clock selected as PLL input clock;</li> <li>0: HIS clock divided by 2 selected as PLL input clock.</li> </ul>	0
3	ETH_RGMII	RW	<ul> <li>1000M Ethernet RGMII interface enable:</li> <li>1: 1000M Ethernet RGMII interface enabled;</li> <li>0: Disabled.</li> <li>Note: Applied for CH32F20x_D8C and CH32V30x_D8C.</li> </ul>	0
2	ETH_10M	RW	<ul> <li>10M Ethernet enable:</li> <li>1: 10M Ethernet enabled;</li> <li>0: Disabled.</li> <li>Note: Applied for CH32F20x_D8C,</li> <li>CH32V30x_D8C, CH32V20x_D8,</li> </ul>	0

			<i>CH32V20x_D8W, CH32F20x_D8W and CH32F20x_D8.</i>	
1	USBDPU	RW	<ul> <li>USBD internal pull-up resistor enable:</li> <li>1: Enabled (no external pull-up resistor required);</li> <li>0: Disabled (an external pull-up resistor required).</li> </ul>	0
0	USBDLS	RW	USBD operating mode selection: 1: Low speed mode; 0: Full speed mode.	0

# **Chapter 4 Backup Register (BKP)**

#### This chapter applies to the whole family of CH32F2x, CH32V2x and CH32V3x.

The backup register (BKP) provides 10 16-bit general data registers that can be used to store 20 bytes of user data. After the main power supply ( $V_{DD}$ ) is switched off, this data can still be maintained by the power supply of VBAT without being affected by the standby status, system reset or power reset. In addition, the BKP unit also provides tamper detection management, RTC clock calibration and pulse output functions.

## 4.1 Main features

- 20-byte backup data register
- Tamper detection (TAMPER) function
- RTC clock calibration function
- Output RTC clock divided by 64, alarm pulse or second pulse on PC13 pin

## 4.2 Backup data register

After the microcontroller is reset, the access to the backup register and RTC will be disabled, and the access to the backup register needs to be enabled by the following operations:

- 1) Set the PWREN bit and BKPEN bit in the RCC\_APB1PCENR register to enable the power supply and the operating clock of the backup interface;
- 2) Set the DBP bit in the power control register (PWR\_CTLR) to enable access to the backup register and RTC register.

#### 4.2.1 Backup data register

The backup data register can be used as a general data buffer. Because of its feature of saving data by  $V_{BAT}$  power when  $V_{DD}$  is powered off, it can be used to store some important or sensitive data. But this data will be all cleared after the tamper event occurs.

## 4.2.2 Tamper Detection

When an external signal (rising or falling edge) is provided, a tamper event is generated, and the important information retained in the current system is cleared automatically by hardware. Tamper detection increases the security of system information.

A tamper event is generated when a transition edge is detected on the tamper detection pin (depending on the TPAL bit). If the tamper detection interrupt is enabled, a tamper detection interrupt is also generated at the same time. As long as a tamper event occurs, all backup data registers are cleared. In addition, the hardware detection adopts the memory mode. Even if the tamper detection function is not enabled (TPE=0), the system still samples and checks whether there is a transition edge, and if the TPAL bit selection is met, the tamper event is locked in advance, and the TPE bit is set to 1 to trigger a tamper event.

For example: When TPAL=0, if it is not enabled (TPE=0) but the TAMPER pin is already high, an additional tamper event is generated (the system locks the rising edge in advance) once TPE=1. When TPAL=1, if it is not enabled (TPE=0) but the TAMPER pin is already low, an additional tamper event is generated (the system locks the falling edge in advance) once TPE=1.

Therefore, in order to avoid unnecessary tamper events from causing the backup registers to be cleared, it is recommended to set the CTE bit in the BKP\_TPCSR register to 1 at the beginning of the hardware detection of the tamper pin, to firstly clear the tamper events that may have been remembered by hardware, and ensure that the current tamper detection pin is invalid.

Note: When the  $V_{DD}$  power supply is disconnected, the tamper detection function is still valid. In order to avoid unnecessary resetting of the data backup register, the TAMPER pin shall be connected to the correct level correctly.

#### 4.2.3 RTC calibration

For this function, the tamper detection pin must be selected as a common IO port. Clear the TPE bit in the BKP\_TPCTLR register.

• Pulse output

Configure the ASOE bit in the BKP\_OCTLR register, enable RTC pulse output, set the ASOS bit, and select either the second pulse output or the alarm pulse output.

• RTC calibration

After the CCO bit in the BKP\_OCTLR register is configured, the internal RTC clock divided by 64 is output to the tamper detection pin (TAMPER). Through the actual test, adjust the clock and calibrate the RTC by configuring the CAL[6:0] bits by software.

#### 4.2.4 BKP interface reset

The BKP domain can be independently powered by  $V_{BAT}$  when the  $V_{DD}$  power is switched off. The application code controls the reset of BKP domain register, the BKP\_DATAR1-10, ASOS bit and ASOE bit in the backup data register are reset by setting the BDRST bit in the RCC\_BDCTLR register by software, which is not affected by the RCC peripheral interface control BKPRST bit.

## 4.3 Register description

	Table 11	DIGI Telated Tegisters	
Name	Access address	Description	Reset value
R16_BKP_DATAR1	0x40006C04	Backup data register 1	0x0000
R16_BKP_DATAR2	0x40006C08	Backup data register 2	0x0000
R16_BKP_DATAR3	0x40006C0C	Backup data register 3	0x0000
R16_BKP_DATAR4	0x40006C10	Backup data register 4	0x0000
R16_BKP_DATAR5	0x40006C14	Backup data register 5	0x0000
R16_BKP_DATAR6	0x40006C18	Backup data register 6	0x0000
R16_BKP_DATAR7	0x40006C1C	Backup data register 7	0x0000
R16_BKP_DATAR8	0x40006C20	Backup data register 8	0x0000
R16_BKP_DATAR9	0x40006C24	Backup data register 9	0x0000
R16_BKP_DATAR10	0x40006C28	Backup data register 10	0x0000
R16_BKP_OCTLR	0x40006C2C	RTC calibration register	0x0000
R16_BKP_TPCTLR	0x40006C30	Tamper detection control register	0x0000
R16 BKP TPCSR	0x40006C34	Tamper detection status register	0x0000

Table 4-1 BKP related registers

# 4.3.1 Backup data register (BKP\_DATARx) (x=1-10)

Offset address: 0x04-0x28

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							DATA	[15:0]							

Bit	Name	Access	Description	Reset value
[15:0]	DATA	RW	Backup data, which can be called by the user program. Note: They are only reset by the backup domain reset (BDRST) or set by the tamper pin event (if the tamper detection pin TAMPER function is	0
			enabled).	

# 4.3.2 RTC calibration register (BKP\_OCTLR)

Offset address: 0x2C

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		Res	erved			ASO S	ASO E	ССО			C	CAL[6:0	0]		

Bit	Name	Access	Description	Reset value
[15:10]	Reserved	RO	Reserved.	0
			TAMPER pin alarm/second pulse output selection.	
9	ASOS	RW	1: Output second pulse; 0: Output alarm pulse.	0
			Note: This bit can only be reset by the backup domain reset (BDRST).	
8	ASOE	RW	<ul> <li>TAMPER pin enable pulse output bit</li> <li>0: Output alarm pulse or second pulse disabled;</li> <li>1: Output alarm pulse or second pulse enabled.</li> <li>Note: This bit can only be reset by the backup domain reset (BDRST).</li> </ul>	0
7	ссо	RW	<ul> <li>Calibration clock output selection bit</li> <li>1: TEMPER pin output RTC clock divided by 64;</li> <li>0: No calibration clock output.</li> <li>Note 1: The tamper setection function must be switched off to enable this function.</li> <li>Note2: This bit is cleared when V<sub>DD</sub> power supply is switched off.</li> </ul>	
[6:0]	CAL	RW	Calibration value register. The value of this register indicates the number of clock pulses that will be ignored every 220 clock pulses. This allows the calibration of the RTC clock, slowing down the clock by steps of 0~121ppm.	0

# 4.3.3 Tamper detection control register (BKP\_TPCTLR)

Offset address: 0x30 Reserved TPAL TPE

Bit	Name	Access	Description	Reset value
[15:2]	Reserved	RO	Reserved.	0
1	TPAL	RW	Tamper detection pin (TEMPER pin) active level set: 0: High level on the tamper detection pin cause all backup data registers cleared (hardware lock rising edge); 1: Low level on the tamper detection pin causer all backup data registers cleared (hardware lock falling edge);	0
0	TPE	RW	Tamper detection pin enable bit 0: TEMPER pin used as common IO port; 1:TEMPER pin used for the tamper detection.	0

Note: When the TPAL and TPE bits are cleared at the same time, a false tamper event occurs. It is recommended to change the status of the TPAL bit only when TPE is 0.

## 4.3.4 Tamper detection status register (BKP\_TPCSR)

15 1	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	Rese	rved	-		TIF	TEF		R	leserve	d	-	TPIE	CTI	CTE

Bit	Name	Access	Description	Reset value
[15:10]	Reserved	RO	Reserved.	0
9	TIF	RO	Tamper interrupt flag bit. When a tamper event is detected and the TPIE bit is set to 1, this bit is set. Cleared by writing 1 to the CTI bit. If the TPIE bit is reset, this bit is reset at the same time. <i>Note: This bit is reset only when the system is reset or woken up from standby mode.</i>	0
8	TEF	RO	Tamper event flag bit. When a tamper event is detected, this bit is set. Cleared by writing 1 to the CTE bit. Note: When this bit is 1, all BKP_DATARx registers are cleared, and all write operations to the BKP_DATARx register are invalid before this bit is not reset.	0
[7:3]	Reserved	RO	Reserved.	0
2	TPIE	RW	Tamper interrupt enable bit: 0: Tamper detection interrupt disabled; 1: Tamper detection interrupt enabled (TPE needs	0

			to be set to 1).	
			Note 1: The tamper interrupt cannot wake up the	
			core from low-power mode.	
			Note 2: This bit is reset only when the system is	
			reset or woken up from standby mode.	
1	CTI	WO	Tamper detection interrupt clear bit. Write 1 to	0
1	CTI	wO	clear it, and the value read out is invalid.	0
0	CTE	WO	Tamper detection clear bit. Write 1 to clear it, and	0
0	CTE	WO	the value read out is invalid.	0

#### This chapter applies to the whole family of CH32F2x, CH32V2x and CH32V3x.

The cyclic redundancy check (CRC) calculation unit is used to get a CRC code from a 32-bit data word and a fixed generator polynomial. It is generally used to verify data transmission or storage integrity. The hardware CRC calculation unit provided by the system can greatly save CPU and RAM resources and improve efficiency.




Figure 5-1 CRC structure block diagram

## 5.1 Main features

- CRC32 polynomial (0x4C11DB7): X<sup>32</sup>+X<sup>26</sup>+X<sup>23</sup>+X<sup>22</sup>+X<sup>16</sup>+X<sup>12</sup>+X<sup>11</sup>+X<sup>10</sup>+X<sup>8</sup>+X<sup>7</sup>+X<sup>5</sup>+X<sup>4</sup>+X<sup>2</sup>+X+1;
- Single input/output 32-bit data register
- CRC computation done in 4 AHB clock cycles (HCLK)

## 5.2 Functional description

• CRC unit reset

To start a new CRC calculation, it is needed to reset the CRC calculation unit. Write 1 to the RST bit in the CRC CTLR register, to reset the data register by hardware, and it restores the initial value 0xFFFFFFF.

• CRC calculation

The calculation of the CRC unit is a combination of the previous CRC calculation value and the new CRC calculation value. When writing into the CRC\_DATAR register, new data is input to the hardware calculation unit. When reading the register, the latest CRC calculation value can be obtained. The hardware calculation interrupts the write operation of the system, so new values can be written continuously. *Note: The CRC unit calculates the whole 32-bit data word, rather than byte per byte.* 

• Independent data buffer

The CRC unit provides an 8-bit independent data register (CRC\_IDATAR), which is used to temporarily store 1 byte of data for the application code and is not affected by the reset of the CRC unit.

# 5.3 Register description

Name	Access address	Description	Reset value								
R32_CRC_DATAR	0x40023000	Data register	0xFFFFFFFF								
R8_CRC_IDATAR	0x40023004	Independent data register	0x00								
R32_CRC_CTLR	0x40023008	Control register	0x00000000								

Table 5-1 CRC related registers

## 5.3.1 Data register (CRC\_DATAR)

Offset address: 0x00

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	DATAR														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							DATA	[15:0]							

Bit	Name	Access		Reset value					
[31:0]	DATA	RW	Write th	ne original	data;	read	the	calculation	0xFFFFFFF
[31:0]	DAIA		result.						F

## 5.3.2 Independent data register (CRC\_IDATAR)

Offset address: 0x04

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			Rese	erved							IDAT	A[7:0]			

Bit	Name	Access	Description	Reset value
[7:0]	IDATA	RW	8-bit general register, can be used as data buffer. This register is not affected by RST in the control register.	

# 5.3.3 Control register (CRC\_CTLR)

Offset address: 0x08

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Reserved														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved											RST			

Bit	Name	Access	Description	Reset value
[31:1]	Reserved	RO	Reserved.	0
0	RST	WO	CRC calculation unit reset control. Write 1 to set. Automatically cleared by hardware. After set, the data register is 0xFFFFFFFF.	

# **Chapter 6 Real-Time Clock (RTC)**

#### This chapter applies to the whole family of CH32F2x, CH32V2x and CH32V3x.


The real-time clock (RTC) is an independent timer module. It supports up to 32-bit programmable counter. With software, the real-time clock function can be implemented, and the counter value can be modified to re-configure the current time and date of the system. The RTC module is in the backup power supply area, and is not affected by the system reset and standby mode wake-up.


## 6.1 Main features

- Prescaler factor: up to  $2^{20}$
- 32-bit programmable counter
- Multiple types of clock sources, interrupt
- Independent reset

## 6.2 Functional description

#### 6.2.1 Overview





As shown in Figure 6-1, the RTC module is mainly composed of 3 parts: APB1 bus interface, prescaler and counter, control and status registers. The prescaler and counter are in the backup area and are powered by  $V_{BAT}$ . After RTCCK is input to the prescaler (RTC\_DIV), it is divided into TR\_CLK. It is worth noting that a

self-decrement counter is located in the prescaler (RTC\_DIV). When the self-decrement reaches the overflow, a TR\_CLK is output. Then, take the preset value from the reload value register (RTC\_PSCR) and reload it into the prescaler. Reading the prescaler actually means reading its real-time value (read only). The prescaler factor should be written to the reload value register (RTC\_PSCR). Generally, the cycle of TR\_CLK is set to 1s, TR\_CLK triggers the second event, and the main counter (RTC\_CNT) will be self-incremented by one at the same time. When the main counter is increased to the same value as the value of the alarm register, the alarm event is triggered. When the main counter is incremented till overflow, an overflow event is triggered. These 3 events can all trigger the interrupt, which is controlled by the corresponding interrupt enable bit.

#### 6.2.2 Reset

Due to the special purposes of the real-time clock, the 4 sets of registers in the backup domain: prescaler, prescale reload value, main counter and alarm clock. They can only be reset by the reset signal in the backup domain. Refer to the chapter of RCC backup domain reset. The control register of the real-time clock is controlled by system reset or power reset.

#### 6.2.3 Special read/write register operations

Due to the special purpose of the real-time clock, the RTC and APB1 buses are independent, and the reading of RTC by APB1 is not necessarily real-time. The RTC register reading through APB1 must go through a RTC rising edge after APB1 is started up. This situation may occur after system reset and power reset, wake-up from standby or stop mode. It is convenient to wait when the RSF bit of the control register (CTLR) is set high. For the write operator of RTC, the operation must be made specifically according to the following steps in the configuration mode when the previous write operation ends:

- 1) Query RTOFF bit unit it changes to 1;
- 2) Set CNF bit to enter the configuration mode;
- 3) Perform write operation to one or more RTC registers;
- 4) Clear the CNF bit to exit the configuration mode, and the RTC register will start being written on the APB interface1;
- 5) Query the RTOFF bit until it becomes 1. So far, the write is completed;

## 6.3 Register description

Name	Access address	Description	Reset value
R16_RTC_CTLRH	0x40002800	RTC control register high bit	0x0000
R16_RTC_CTLRL	0x40002804	RTC control register low bit	0x0000
R16_RTC_PSCRH	0x40002808	Prescaler reload value register high bit	0x0000
R16_RTC_PSCRL	0x4000280C	Prescaler reload value register low bit	0x0000
R16_RTC_DIVH	0x40002810	Prescaler divider register high bit	0x0000
R16_RTC_DIVL	0x40002814	Prescaler divider register low bit	0x0000
R16_RTC_CNTH	0x40002818	RTC counter high bit	0x0000
R16_RTC_CNTL	0x4000281C	RTC counter low bit	0x0000
R16_RTC_ALRMH	0x40002820	Alarm clock register high bit	0xFFFF
R16_RTC_ALRML	0x40002824	Alarm clock register low bit	0xFFFF

	Offset a	address	: 0x00		8		—	,							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved										OWI E	ALRI E	SECI E			

Bit	Name	Access	Description	Reset value
[15:3]	Reserved	RO	Reserved.	0
2	OWIE	RW	Overflow interrupt enable bit.	0
1	ALRIE	RW	Alarm interrupt enable bit.	0
0	SECIE	RW	Second interrupt enable bit.	0

# 6.3.2 RTC control register low bit (RTC\_CTLRL)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-			Rese	erved					RTOF F	CNF	RSF	OWF	ALR F	SECF

Bit	Name	Access	Description	Reset value
[15:6]	Reserved	RO	Reserved.	0
5	RTOFF	RO	<ul> <li>RTC operation status indicator bit, it indicates the status of the last write operation performed on the RTC. To perform operation on RTC, this bit must be 1.</li> <li>1: Last write operation on RTC has been completed;</li> <li>0: Last write operation on RTC is still ongoing.</li> </ul>	1
4	CNF	RW	Configuration flag bit. Write 1 to this bit to enter the configuration mode, so as to allow to write to the counter (R16_RTC_CNTx), alarm register (R16_RTC_ALRMx) and prescaler reload value register (R16_RTC_PSCRx). The write operation can be performed only when this bit is written 1 and cleared by software: 1: Enter the configuration mode; 0: Exit the configuration mode, and start updating the RTC register.	0
3	RSF	RW0	Registers synchronized flag bit. Ensure that it is set by hardware (registers synchronized) before read/write operation is performed on the prescaler (PSCRx), alarm (ALRMx) and counter (CNTx). When reading/ writing these registers, or after the APBI is reset or APB1 clock is stopped, the bit should be reset firstly. 1: Register synchronized;	0

			0: Register not synchronized.		
			Counter overflow flag. When the 32-bit counter		
			overflows, this bit is set by hardware. If the		
2	OWF	RW0	OWIE bit is set, an overflow interrupt is also	0	
			generated. This bit can only be cleared by		
			software and cannot be set by software.		
			Alarm flag. When the counter value reaches the		
			value of the alarm register (ALRMx), this bit will		
1	ALRF	RW0	be set by the hardware. If the alarm interrupt	0	
1	ALN	KWU	enable bit (ALRIE) is set, an alarm interrupt is	U	
			also generated. This bit can only be cleared by		
			software and cannot be set by software.		
			Second event flag. When the clock generates a		
			falling edge after divided by the prescaler, the		
			counter will self-increase by 1 and generate a		
0	SECF	RW0	second event, and the bit will be set. If the second	0	
0	SECT	KW0	interrupt is enabled (SECIE bit is set), a second		
			interrupt is also generated at the same time. This		
			bit can only be cleared by software and cannot be		
			set by software.		

## 6.3.3 Prescaler reload value register high bit (RTC\_PSCRH)

Offset address: 0x08

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					Rese	rved							PSCR[	19:16]	

Bit	Name	Access	Description	Reset value
[15:4]	Reserved	RO	Reserved.	0
[3:0]	PSCRH	RW	Reload value high bit.	0

## 6.3.4 Prescaler reload value register low bit (RTC\_PSCRL)

Offset address: 0x0C

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
_	-			-	-		PSCR								

Bit	Name	Access	Description	Reset value
[15:0]	PSCRL	RW	Reload value low bit. The actual division factor is (PSCR[19:0]+1). For example, if the RTC input frequency is 32768Hz, then this value can be set to 0x7fff to divide the signal with cycle of 1s.	8000h

## 6.3.5 Prescaler divider register high bit (RTC\_DIVH)

Offset address: 0x10

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
----	----	----	----	----	----	---	---	---	---	---	---	---	---	---	---

http://wch.cn

Reserved	DIV[19:16]

Bit	Name	Access	Description	Reset value
[15:4]	Reserved	RO	Reserved.	0
[3:0]	DIVH	RO	Prescaler divider register high bit.	0

## 6.3.6 Prescaler divider register low bit (RTC\_DIVL)

Offset address: 0x14

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				-			DIV[	15:0]		-	-	-	-		

Bit	Name	Access	Description	Reset value
[15:0]	DIVL	RO	Prescaler divider register low bit. DIV is actually a self-decrement counter. The DIV counter will decrease by 1 per incoming clock of RTC_CLK. After overflow, it will output a TR_CLK and reload the value from PSCR at the same time. DIV can only be read, and the remaining value of the counter of the current prescaler divider is read.	8000h

## 6.3.7 RTC counter high bit (RTC CNTH)

Offset address: 0x18

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							CNT[	31:16]							

Bit	Name	Access	Description	Reset value
[15:0]	CNTH	RW	Counter high bit	0

## 6.3.8 RTC counter low bit (RTC\_CNTL)

Offset address: 0x1C

```
15
  14 13 12 11
             10
                9
                  8 7 6 5 4 3 2 1 0
```

CNT[15:0]

Bit	Name	Access	Description	Reset value
[15:0]	CNTL	RW	Counter low bit. Core component of the RTC timer; the clock is provided with TRCLK (the cycle is generally set to 1 second). Calculate current time by reading CNT[31:0]. Enter the configuration mode to write this value.	0

## 6.3.9 Alarm register high bit (RTC\_ALRMH)

Offset address: 0x20

CH32H	CH32FV2x_V3x Reference Manual						57					http://wch.				
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	-	-		-	-		ALRM	[31:16]	]	-	-	-	-	-	-	

Bit	Name	Access	Description	Reset value
[15:0]	ALRMH	RW	Alarm register high bit	FFFFh

# 6.3.10 Alarm register low bit (RTC\_ALRML)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							ALRM	1112.01							

Bit	Name	Access	Description	Reset value
[15:0]	ALRML	RW	Alarm register low bit. When the value of the alarm register ALRM[31:0] is consistent with the value of the counter CNT[31:0], an alarm event is generated. Enter the configuration mode to modify this value.	FFFFh

# **Chapter 7 Independent Watchdog (IWDG)**

#### This chapter applies to the whole family of CH32F2x, CH32V2x and CH32V3x.

The system is equipped with an Independent Watchdog (IWDG) to detect logic errors and software faults caused by external environmental interference. The IWDG clock source comes from LSI, can run independently of the main program, and is suited for applications with low precision requirements.

## 7.1 Main features

- 12-bit free-running downcounter
- Clocked from LSI clock divided, can run in low-power mode
- Reset condition: The downcounter value reaches 0

## 7.2 Functional specification

#### 7.2.1 Principle and application

The clock source of the independent watchdog is LSI clock divided, and its function can still work normally in stop and standby mode. When the watchdog downcounter value reaches 0, a system reset is generated, so the timeout period is (reload value + 1) clocks.




Figure 7-1 Structure Block Diagram of Independent Watchdog

Enable independent watchdog

After the system is reset, the watchdog is OFF. Write 0xCCCC to the IWDG\_CTLR register to enable the watchdog, and then it can no longer be disabled unless a reset occurs.

If the hardware independent watchdog enable bit (IWDG\_SW) is enabled in the user selection word, the IWDG is permanently enabled after the microcontroller is reset.

#### Watchdog configuration

A 12-bit downcounter is in the watchdog. When the value of downcounter is reduced to 0, the system reset occurs. To enable IWDG, the following operations are needed:

- Counter time base: IWDG clock source is LSI. Set the LSI divider factor clock as IWDG counter time base through IWDG\_PSCR register. Firstly write 0x5555 to the IWDG\_CTLR register, and then modify the divider factor in the IWDG\_PSCR register. The PVU bit in the IWDG\_STATR register indicates the update status of the divider factor. The divider factor can only be modified and read after the update is finished.
- 2) Reload value: It is used to update the current value of the counter in the independent watchdog, and the

counter counts down from this value. Firstly write 0x5555 to the IWDG\_CTLR register, and then modify the IWDG\_RLDR register to set the target reload value. The RUV bit in the IWDG\_STATR register indicates the update status of the reload value. The IWDG\_RLDR register can only be modified and read after the update is finished.

- 3) Watchdog enable: Write 0xCCCC to the IWDG\_CTLR register to enable the watchdog function.
- 4) Feed dog: The current counter value is refreshed before the watchdog downcounter reaches 0 to prevent the system reset. Write 0xAAAA to the IWDG\_CTLR register to update the IWDG\_RLDR register value to the watchdog counter by the hardware. This action needs to be executed regularly after the watchdog function is enabled. Otherwise, the watchdog reset action occurs.

#### 7.2.2 Debug mode

When the system enters the debug mode, the IWDG counter can be configured by the debug module register to continue working or stop.

## 7.3 Register description

Name	Access address	Description	Reset value
R16_IWDG_CTLR	0x40003000	Control register	0x0000
R16_IWDG_PSCR	0x40003004	Prescaler factor register	0x0000
R16_IWDG_RLDR	0x40003008	Reload value register	0x7FFF
R16_IWDG_STATR	0x4000300C	Status register	0x0000

Table 7-1 IWDG related registers

## 7.3.1 IWDG control register (IWDG\_CTLR)

Offset address: 0x00

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							KEY	[15:0]							

Bit	Name	Access	Description	Reset value
[15:0]	KEY		Operation key value lock. 0xAAAA: Feed dog. Load the IWDG_RLDR register value to the independent watchdog counter; 0x5555: Allow to modify R16_IWDG_PSCR and R16_IWDG_RLDR registers; 0xCCCC: Enable the watchdog. If the hardware watchdog is enabled (user select word configured), there is no such restriction.	0

#### 7.3.2 Prescaler factor register (IWDG\_PSCR)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					R	leserve	d						D	SCR[2:	:0]

Bit	Name	Access	Description	Reset value
[15:3]	Reserved	RO	Reserved.	0
[2:0]	PSCR	RW	IWDG clock divider factor. Write 0x5555 toKEY before modifying this domain.000: Divided by 4;001: Divided by 8;010: Divided by 16;011: Divided by 32;100: Divided by 64;101: Divided by 128;110: Divided by 256;111: Divided by 256.IWDG count time base = LSI/ division factor.Note: Before reading the value of this domain,make sure that the PVU bit in the IWDG_STATRregister is 0. Otherwise, the read value is invalid.	0

# 7.3.3 Reload value register (IWDG\_RLDR)

Offset address: 0x08

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Rese	erved			-				RLDR	[11:0]	-		-		-

Bit	Name	Access	Description	Reset value
[15:12]	Reserved	RO	Reserved.	0
[11:0]	RLDR	RW	Counter reload value. Write 0x5555 to KEY before modifying this domain. After writing 0xAAAA to KEY, the value of this field will be loaded into the counter by hardware, and then the counter will count down from this value. Note: Before reading/writing the value of this domain, make sure that the RUV bit in the IWDG_STATR register is 0. Otherwise, read /write operation on this domain is invalid.	FFFh

Note: This register is reset in standby mode.

# 7.3.4 Status register (IWDG\_STATR)

Offset address: 0x0C

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-			-	-	Rese	erved		-	-	-	-	-	RUV	PVU

Bit	Name	Access	Description	Reset value
[15:2]	Reserved	RO	Reserved.	0
1	RUV	RO	Reload value update flag bit. Set or cleared by hardware. 1: Update of the reload value is ongoing; 0: Update of the reload update completed (5 LSI	0

			cycles at most). Note: The reload value register IWDG_RLDR can only be read /written after the RVU bit is cleared to 0.	
0	PVU	RO	Clock prescaler value update flag bit. Set or cleared by hardware. 1: Update of the clock prescaler value is ongoing; 0: Update of the clock prescaler value completed (at most 5 LSI cycles). Note: The prescaler factor register (IWDG_PSCR) can only be read and written after the PVU bit is cleared to 0.	0

Note: After the prescale or reload value is updated, there is no need to wait for the RVU or PVU to reset, the following code can be continued. (Even in low-power mode, this write operation can still be performed.)

# Chapter 8 Window Watchdog (WWDG)

#### This chapter applies to the whole family of CH32F2x, CH32V2x and CH32V3x.

The Window Watchdog is generally used to monitor the software fault of the system operation, such as external interference and unforeseen logic errors. It needs to refresh the counter (feed the dog) within a specific window time (with upper and lower limits). Otherwise, the watchdog circuit will generate a system reset before or after this window time.

## 8.1 Main features


- Programmable 7-bit free-running downcounter
- Conditional reset: The current counter value is less than 0x40, or the counter value is reloaded beyond the window time
- Early wake-up interrupt (EWI), used to feed the dog in time to prevent system reset

## 8.2 Function specification

#### **8.2.1** Principle and application

The window watchdog runs based on a 7-bit downcounter, which is mounted under the APB1 bus. The counter time base WWDG\_CLK originates from the clock prescaler (PCLK1/4096). The clock prescaler factor is set by the WDGTB[1:0] bits in the WWDG\_CFGR register. The downcounter is at a free running status. No matter whether the watchdog function is enabled or not, the counter keeps counting down in a cycle. The internal structure block diagram of window watchdog is as shown in Figure 8-1.





#### Enable window watchdog

After the system is reset, the watchdog is disabled. Set the WDGA bit in the WWDG\_CTLR register to switch on the watchdog, and then it can no longer be disabled unless a reset occurs.


Note: WWDG clock source can be disabled by setting the RCC\_APB1PCENR register to suspend WWDG\_CLK counting and indirectly stop the watchdog function. Or reset the WWDG module by setting the RCC\_APB1PRSTR register, which is equivalent to the function of reset.


• Watchdog configuration

A 7-bit counter which continues downcounting in a cycle is in the watchdog, and it supports read/write access. To enable watchdog reset function, the following operations are needed:

- 1) Counter time base: The WDGTB[1:0] bits in the WWDG\_CFGR register. Note to switch on the WWDG module clock of the RCC unit.
- 2) Window counter: Set the W[6:0] bits in the WWDG\_CFGR register. This counter is used to be compared with the current counter by hardware, the value is configured by the user software and will not change. It serves as the maximum value of window time.
- 3) Watchdog enable: The WDGA bit in the WWDG\_CTLR register is set to 1 by software, and the watchdog function is enabled to reset the system.
- 4) Feed dog: Refresh the current counter value and configure the T[6:0] bits in the WWDG\_CTLR register. This action needs to be executed in the periodic window time after the watchdog function is enabled. Otherwise, the watchdog reset action occurs.
- Feed dog window time

As shown in Figure 8-2, the gray area is the detector window area of the window watchdog. Its upper limit time (t2) corresponds to the time point when the current counter value reaches the window value W[6:0]. Its lower limit time (t3) corresponds to the time point when the current counter value reaches 0x3F. Within this area time (t2<t<t3), the feed dog operation can be performed (write T[6:0]) to refresh the current counter value.





- Watchdog reset:
- When the feed dog operation is not performed in time, the value of the T[6:0] counter changes from 0x40 to 0x3F, a "Window Watchdog Reset" occurs, and a system reset occurs. I.e., when T6-bit is detected as 0 by hardware, the system reset occurs.
- *Note: The application program can write 0 to the T6-bit by software to implement system reset, which is equivalent to software reset function.*
- 2) When the counter refresh action is executed when the feed dog operation is disabled, i.e., when wite operation is performed on the T[6:0] bits when t1≤t≤t2, a "window watchdog reset" occurs, and a system reset occurs.

#### • Early wakeup

In order to avoid system reset caused by not refreshing the counter in time, the watchdog module provides early wake-up interrupt (EWI) notification. When the downcounter reaches 0x40, an early wake-up signal is generated and the WEIF flag is set to 1. If the EWI bit is set, the window watchdog interrupt is triggered at the same time. In this case, it takes single counter clock cycle to the hardware reset (downcounting to 0x3F), and the application can immediately perform feed dog operation within the time limit.

#### 8.2.2 Debug mode

When the system enters debug mode, the WWDG counter can either continues to work normally or stops, depending on the debugging module register.

## 8.3 Register description

Table 8-1 WWDG related registers									
Name         Access address         Description         Reset value									
R16_WWDG_CTLR	0x40002C00	Control register	0x007F						
R16_WWDG_CFGR	0x40002C04	Configuration register	0x0000						
R16_WWDG_STATR	0x40002C08	Status register	0x0000						

## 8.3.1 WWDG control register (WWDG\_CTLR)

Offset address: 0x00

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			Rese	erved	-		-	WDG A		-	-	T[6:0]	-	-	-

Bit	Name	Access	Description	Reset value
[15:8]	Reserved	RO	Reserved	0
7	WDGA	RW1	<ul> <li>Window watchdog reset enable bit.</li> <li>1: Watchdog enabled (reset signal can be generated);</li> <li>0: Watchdog disabled.</li> <li>Set by software, and only cleared by hardware after reset.</li> </ul>	0
[6:0]	Т	RW	7-bit downcounter. Decremented every $(4096*2^{WDGTB})$ PCLK1 cycles. When the counter rolls over from 0x40 to 0x3F, i.e., a watchdog reset is generated when T6 becomes 0.	7Fh

## 8.3.2 WWDG configuration register (WWDG\_CFGR)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		Res	erved			EWI	WDG	ГВ[1:0 ]				W[6:0]	]		

Bit	Name	Access	Description	Reset value
[15:10]	Reserved	RO	Reserved	0
			Early wakeup interrupt enable bit:	
9	EWI	RW1	If it set to 1, interrupt is generated when the	0
9		K W I	counter reaches 0x40. It can only be cleared by	0
			hardware after reset.	
			Window watchdog time base:	
			00: not divided, counter time base =PCLK1/4096;	
[8:7]	WDGTB	RW	01: divided by 2, counter time base =PCLK1/4096/2;	0
	10: divided by 4, counter time base = PCLK1/4096/4	10: divided by 4, counter time base = $PCLK1/4096/4$ ;		
			11: divided by 8, counter time base = $PCLK1/4096/8$ .	
			Window watchdog 7-bit window value. It is used	
			to be compared with the counter value. The feed	
[6:0]	W	RW	dog operation can be performed only when the	7Fh
			counter value is less than the window value and	
			is greater than 0x3F.	

# 8.3.3 WWDG status register (WWDG\_STATR)

Offset address: 0x04

ſ

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						I	Reserve	ed							WEIF

Bit	Name	Access	Description	Reset value
[15:1]	Reserved	WO	Reserved.	0
0	WEIF	RW0	Early wakeup interrupt flag bit. When the counter reaches 0x40, this bit is set by hardware, and it must be cleared by software. User setting is invalid. Even if the EWI is not set, this bit is still set as usual when the event occurs.	0

65

# **Chapter 9 Interrupt and Events (NVIC/PFIC)**

#### This chapter applies to the whole family of CH32F2x, CH32V2x and CH32V3x.

TheCH32F2x is based on the Cortex-M3 core. It has a built-in Nested Vectored Interrupt Controller (NVIC) to manage 88 maskable external interrupt channels and 10 core interrupt channels, and other interrupt sources are reserved. The interrupt controller is closely connected with the core interface, which provides a flexible interrupt management function with the minimum interrupt delay. For details about the NVIC controller, please refer to the related documents of Cortex-M3.

The CH32V2x and CH32V3x both have built-in Programmable Fast Interrupt Controller (PFIC), which supports up to 255 interrupt vectors. The current system manages 88 peripheral interrupt channels and 8 core interrupt channels, and others are reserved.

## 9.1 Main features

## 9.1.1 NVIC controller

- 88 maskable interrupt channels
- Quick response of non-maskable interrupt
- Vectorized interrupt, which implements that the vector entry address directly enters the core
- Automatic stack and recovery when the interrupt enters and exits, with no additional command overhead needed
- 16 nested levels, priority-level dynamically modified

## 9.1.2 PFIC controller

- 88 peripheral interrupts. each interrupt request has an independent trigger bit and a mask control bit, and has a dedicated status bit
- Programmable multi-level interrupt nested, up to 8 nested levels, 3 hardware stack levels
- Dedicated fast interrupt in/out mechanism, hardware automatic stack and recovery, no command overhead needed
- Vector Table Free (VTF) interrupt response mechanism, 4-channel programmable access interrupt vector address

## 9.2 System timer

## • CH32F2x

The Cortex-M3 core is provided with a 24-bit downcounter (SysTick timer). It supports HCLK or HCLK/8 served as the time base and has a very high priority level (6). It is generally used to control time base of the system. Refer to related documents of Cortex-M3 for details.

## • CH32V3x

The core is provided with a 64-bit downcounter (SysTick) that supports HCLK or HCLK/8 as the time base, has a higher priority and can be used for time base after calibration.

-

Table 9-1 CH32F2x vector table

Positi on	Priority	Priority type	Name	Description	Absolute address
	-	-	-	Reserved	0x00000000
	-3	fixed	Reset	Reset	0x00000004
	-2	fixed	NMI	Non-maskable interrupt	0x0000008
	-1	fixed	HardFault	All class of fault	0x0000000C
	0	settable	MemManage	Memory management	0x00000010
	1	settable	BusFault	Prefetch fault, memory access fault	0x00000014
	2	settable	UsageFault	Undefined instruction or illegal state	0x0000018
	-	-	-	Reserved	0x0000001C- 0x0000002B
	3	settable	SVCall	System service call via SWI instruction	0x0000002C
	4	settable	Debug Monitor	Debug monitor	0x0000030
	-	-	-	Reserved	0x0000034
	5	settable	PendSV	Pendable system service	0x0000038
	6	settable	SysTick	System tick timer	0x000003C
0	7	programmable	WWDG	Window watchdog timer interrupt	0x00000040
1	8	programmable	PVD	PVD through EXTI Line detection	0x00000044
2	9	programmable	TAMPER	Tamper interrupt	0x00000048
3	10	programmable	RTC	Real-time clock (RTC) global interrupt	0x0000004C
4	11	programmable	FLASH	FLASH global interrupt	0x00000050
5	12	programmable	RCC	Reset and clock control (RCC) interrupt	0x00000054
6	13	programmable	EXTI0	EXTI line0 interrupt	0x00000058
7	14	programmable	EXTI1	EXTI line1 interrupt	0x0000005C
8	15	programmable	EXTI2	EXTI line2 interrupt	0x0000060
9	16	programmable	EXTI3	EXTI line3 interrupt	0x00000064
10	17	programmable	EXTI4	EXTI line4 interrupt	0x0000068
11	18	programmable	DMA1_CH1	DMA1 channel1 global interrupt	0x000006C
12	19	programmable	DMA1_CH2	DMA1 channel2 global interrupt	0x00000070
13	20	programmable	DMA1_CH3	DMA1 channel3 global interrupt	0x00000074
14	21	programmable	DMA1_CH4	DMA1 channel4 global interrupt	0x00000078
15	22	programmable	DMA1_CH5	DMA1 channel5 global interrupt	0x000007C
16	23	programmable	DMA1_CH6	DMA1 channel6 global interrupt	0x0000080
17	24	programmable	DMA1_CH7	DMA1 channel7 global interrupt	0x0000084
18	25	programmable	ADC1_2	ADC1 and ADC2 global interrupt	0x0000088
19	26	programmable	USB_HP or CAN1_TX	USB_HP or CAN1_TX global interrupt	0x000008C
20	27	programmable	USB_LP or CAN1_RX0	USB_LP or CAN1_RX0 global interrupt	0x00000090
21	28	programmable	CAN1_RX1	CAN1_RX1 global interrupt	0x00000094
22	29	programmable	CAN1_SCE	CAN1_SCE global interrupt	0x00000098

23	30	programmable	EXTI9_5	EXTI line[9:5] interrupts	0x0000009C
23	31	programmable	TIM1 BRK	TIM1 break interrupt	0x0000009C
24	32	programmable	TIM1 UP	TIM1 update interrupt	0x000000A0
23	52	programmable		TIM1 trigger and communication	0200000A4
26	33	programmable	TIM1_TRG_COM	interrupts	0x000000A8
27	34	programmable	TIM1 CC	TIM1 capture/compare interrupt	0x000000AC
28	35	programmable	TIM2	TIM2 global interrupt	0x000000B0
29	36	programmable	TIM3	TIM3 global interrupt	0x000000B4
30	37	programmable	TIM4	TIM4 global interrupt	0x000000B8
31	38	programmable	I2C1 EV	I <sup>2</sup> C1 event interrupt	0x000000BC
32	39	programmable	I2C1 ER	$I^2C1$ error interrupt	0x000000C0
33	40	programmable	I2C2 EV	I <sup>2</sup> C2 event interrupt	0x000000C4
34	41	programmable	I2C2 ER	$I^2C2$ error interrupt	0x000000C8
35	42	programmable	SPI1	SPI1 global interrupt	0x000000CC
36	43	programmable	SPI2	SPI2 global interrupt	0x000000D0
37	44	programmable	USART1	USART1 global interrupt	0x000000D4
38	45	programmable	USART2	USART2 global interrupt	0x000000D8
39	46	programmable	USART3	USART3 global interrupt	0x000000DC
40	47	programmable	EXTI15 10	EXTI line[15:10] interrupts	0x000000E0
41	48	programmable	RTCAlarm	RTC alarm through EXTI line interrupt	0x000000E4
42	49	programmable	USBWakeUp	USB wake-up through EXTI line	0x000000E8
43	50	programmable	TIM8 BRK	TIM8 break interrupt	0x000000EC
44	51	programmable	TIM8 UP	TIM8 update interrupt	0x000000F0
			—	TIM8 trigger and communication	
45	52	programmable	TIM8_TRG_COM	interrupts	0x000000F4
46	53	programmable	TIM8_CC	TIM8 capture/compare interrupt	0x00000F8
47	54	programmable	RNG	RNG global interrupt	0x000000FC
48	55	programmable	FSMC	FSMC global interrupt	0x00000100
49	56	programmable	SDIO	SDIO global interrupt	0x00000104
50	57	programmable	TIM5	TIM5 global interrupt	0x00000108
51	58	programmable	SPI3	SPI3 global interrupt	0x0000010C
52	59	programmable	UART4	UART4 global interrupt	0x00000110
53	60	programmable	UART5	UART5 global interrupt	0x00000114
54	61	programmable	TIM6	TIM6 global interrupt	0x00000118
55	62	programmable	TIM7	TIM7 global interrupt	0x0000011C
56	63	programmable	DMA2_CH1	DMA2 channel1 global interrupt	0x00000120
57	64	programmable	DMA2_CH2	DMA2 channel2 global interrupt	0x00000124
58	65	programmable	DMA2_CH3	DMA2 channel3 global interrupt	0x00000128
59	66	programmable	DMA2_CH4	DMA2 channel4 global interrupt	0x0000012C
60	67	programmable	DMA2_CH5	DMA2 channel5 global interrupt	0x00000130
61	68	programmable	ETH	ETH global interrupt	0x00000134
62	69	programmable	ETH_WKUP	ETH wakeup interrupt	0x00000138
63	70	programmable	CAN2_TX	CAN2_TX global interrupt	0x0000013C
64	71	programmable	CAN2_RX0	CAN2_RX0 global interrupt	0x00000140

65	72	programmable	CAN2_RX1	CAN2_RX1 global interrupt	0x00000144
66	73	programmable	CAN2_SCE	CAN2_SCE global interrupt	0x00000148
67	74	programmable	OTG_FS	Full-speed OTG interrupt	0x0000014C
68	75	programmable	USBHSWakeUp	High-speed USB wakeup interrupt	0x00000150
69	76	programmable	USBHS	High-speed USB global interrupt	0x00000154
70	77	programmable	DVP	DVP global interrupt	0x00000158
71	78	programmable	UART6	UART6 global interrupt	0x0000015C
72	79	programmable	UART7	UART7 global interrupt	0x00000160
73	80	programmable	UART8	UART8 global interrupt	0x00000164
74	81	programmable	TIM9_BRK	TIM9 break interrupt	0x00000168
75	82	programmable	TIM9_UP	TIM9 update interrupt	0x0000016C
76	83	programmable	TIM9_TRG_COM	TIM9 trigger and communication interrupts	0x00000170
77	84	programmable	TIM9_CC	TIM9 capture/compare interrupt	0x00000174
78	85	programmable	TIM10_BRK	TIM10 break interrupt	0x00000178
79	86	programmable	TIM10_UP	TIM10 update interrupt	0x0000017C
80	87	programmable	TIM10_TRG_COM	TIM10 trigger and communication interrupts	0x00000180
81	88	programmable	TIM10_CC	TIM10 capture/compare interrupt	0x00000184
82	89	programmable	DMA2_CH6	DMA2 channel6 global interrupt	0x00000188
83	90	programmable	DMA2_CH7	DMA2 channel7 global interrupt	0x0000018C
84	91	programmable	DMA2_CH8	DMA2 channel8 global interrupt	0x00000190
85	92	programmable	DMA2_CH9	DMA2 channel9 global interrupt	0x00000194
86	93	programmable	DMA2_CH10	DMA2 channel10 global interrupt	0x00000198
87	94	programmable	DMA2_CH11	DMA2 channel11 global interrupt	0x0000019C

#### Table 9-2 CH32V2x and CH32V3x vector table

No.	Priority	Туре	Name	Description	Entry address
0	-	-	-	-	0x00000000
1	-	-	-	-	0x00000004
2	-5	fixed	NMI	Non-maskable interrupt	0x0000008
3	-4	fixed	HardFault	Exception interrupt	0x000000C
4	-	-	-	Reserved	0x00000010
5	-3	fixed	Ecall-M	Callback interrupt in machine mode	0x0000014
6-7				Reserved	0x0000018-0x
0-/	-	-	-	Reserved	0000001C
8	-2	fixed	Ecall-U	Callback interrupt in user mode	0x0000020
9	-1	fixed	BreakPoint	Breakpoint callback interrupt	0x0000024
10-11				Reserved	0x0000028-0x
10-11	-	-	-	Reserved	0000002C
12	0	programmable	SysTick	System timer interrupt	0x0000030
13	-	-	-	Reserved	0x0000034
14	1	programmable	SW	Software interrupt	0x0000038
15	-	-	-	Reserved	0x000003C

16	2	maammahla	WWDG	Window times interpret	0x00000040
10	2	programmable	w wDG	Window timer interrupt	0x00000040
17	3	programmable	PVD	Power voltage detector interrupt (EXTI)	0x00000044
18	4	programmable	TAMPER	Tamper interrupt	0x00000048
19	5	programmable	RTC	Real-time clock interrupt	0x0000004C
20	6	programmable	FLASH	Flash memory global interrupt	0x00000050
21	7	programmable	RCC	Reset and clock control interrupt	0x00000054
22	8	programmable	EXTI0	EXTI line0 interrupt	0x00000058
23	9	programmable	EXTI1	EXTI line1 interrupt	0x0000005C
24	10	programmable	EXTI2	EXTI line2 interrupt	0x00000060
25	11	programmable	EXTI3	EXTI line3 interrupt	0x00000064
26	12	programmable	EXTI4	EXTI line4 interrupt	0x00000068
27	13	programmable	DMA1_CH1	DMA1 channel1 global interrupt	0x0000006C
28	14	programmable	DMA1_CH2	DMA1 channel2 global interrupt	0x00000070
29	15	programmable	DMA1_CH3	DMA1 channel3 global interrupt	0x00000074
30	16	programmable	DMA1_CH4	DMA1 channel4 global interrupt	0x00000078
31	17	programmable	DMA1_CH5	DMA1 channel5 global interrupt	0x0000007C
32	18	programmable	DMA1 CH6	DMA1 channel6 global interrupt	0x00000080
33	19	programmable	DMA1 CH7	DMA1 channel7 global interrupt	0x00000084
34	20	programmable	ADC1 2	ADC1 and ADC2global interrupt	0x0000088
35	21	programmable	USB_HP or CAN1_TX	USB_HP or CAN1_TXglobal interrupt	0x0000008C
36	22	programmable	USB_LP or CAN1 RX0	USB_LP or CAN1_RX0global interrupt	0x00000090
37	23	programmable	CAN1 RX1	CAN1 RX1global interrupt	0x00000094
38	24	programmable	CAN1 SCE	CAN1 SCEglobal interrupt	0x00000098
39	25	programmable	EXTI9_5	EXTI line[9:5] interrupts	0x0000009C
40	26	programmable	TIM1 BRK	TIM1 break interrupt	0x000000A0
41	27	programmable	TIM1 UP	TIM1 update interrupt	0x000000A4
42	28	programmable	TIM1_TRG_COM	TIM1 trigger and communication interrupts	0x000000A8
43	29	programmable	TIM1_CC	TIM1 capture/compare interrupt	0x000000AC
44	30	programmable	TIM2	TIM2 global interrupt	0x000000B0
45	31	programmable	TIM3	TIM3 global interrupt	0x000000B4
46	32	programmable	TIM4	TIM4 global interrupt	0x00000B8
47	33	programmable	I2C1_EV	I <sup>2</sup> C1 event interrupt	0x00000BC
48	34	programmable	I2C1_ER	I <sup>2</sup> C1 error interrupt	0x000000C0
49	35	programmable	I2C2_EV	I <sup>2</sup> C2 event interrupt	0x000000C4
50	36	programmable	I2C2_ER	I <sup>2</sup> C2 error interrupt	0x000000C8
51	37	programmable	SPI1	SPI1 global interrupt	0x000000CC
52	38	programmable	SPI2	SPI2 global interrupt	0x000000D0
53	39	programmable	USART1	USART1 global interrupt	0x000000D4
54	40	programmable	USART2	USART2 global interrupt	0x000000D8
55	41	programmable	USART3	USART3 global interrupt	0x000000DC
56	42	programmable	EXTI15 10	EXTI line[15:10] interrupts	0x000000E0

57	43	programmable	RTCAlarm	RTC alarm interrupt (EXTI)	0x000000E4
58	44	programmable	USBWakeUp	USB wakeup interrupt (EXTI)	0x000000E8
59	45	programmable	TIM8_BRK	TIM8 break interrupt	0x000000EC
60	46	programmable	TIM8_UP	TIM8 update interrupt	0x000000F0
61	47	programmable	TIM8_TRG_COM	TIM8 trigger and communication interrupts	0x000000F4
62	48	programmable	TIM8_CC	TIM8 capture/compare interrupt	0x000000F8
63	49	programmable	RNG	RNG global interrupt	0x000000FC
64	50	programmable	FSMC	FSMC global interrupt	0x00000100
65	51	programmable	SDIO	SDIO global interrupt	0x00000104
66	52	programmable	TIM5	TIM5 global interrupt	0x00000108
67	53	programmable	SPI3	SPI3 global interrupt	0x0000010C
68	54	programmable	UART4	UART4 global interrupt	0x00000110
69	55	programmable	UART5	UART5 global interrupt	0x00000114
70	56	programmable	TIM6	TIM6 global interrupt	0x00000118
71	57	programmable	TIM7	TIM7 global interrupt	0x0000011C
72	58	programmable	DMA2_CH1	DMA2 channel1 global interrupt	0x00000120
73	59	programmable	DMA2_CH2	DMA2 channel2 global interrupt	0x00000124
74	60	programmable	DMA2_CH3	DMA2 channel3 global interrupt	0x00000128
75	61	programmable	DMA2 CH4	DMA2 channel4 global interrupt	0x0000012C
76	62	programmable	DMA2 CH5	DMA2 channel5 global interrupt	0x00000130
77	63	programmable	ETH	ETH global interrupt	0x00000134
78	64	programmable	ETH WKUP	ETH wakeup interrupt	0x00000138
79	65	programmable	CAN2 TX	CAN2_TX global interrupt	0x0000013C
80	66	programmable	CAN2_RX0	CAN2_RX0 global interrupt	0x00000140
81	67	programmable	CAN2 RX1	CAN2 RX1 global interrupt	0x00000144
82	68	programmable	CAN2 SCE	CAN2_SCE global interrupt	0x00000148
83	69	programmable	OTG FS	Full-speed OTG interrupt	0x0000014C
84	70	programmable	 USBHSWakeUp	High-speed USB wakeup interrupt	0x00000150
85	71	programmable	USBHS	High-speed USB global interrupt	0x00000154
86	72	programmable	DVP	DVP global interrupt	0x00000158
87	73	programmable	UART6	UART6 global interrupt	0x0000015C
88	74	programmable	UART7	UART7 global interrupt	0x00000160
89	75	programmable	UART8	UART8 global interrupt	0x00000164
90	76	programmable	TIM9 BRK	TIM9 break interrupt	0x00000168
91	77	programmable	TIM9 UP	TIM9 update interrupt	0x0000016C
92	78	programmable	 TIM9_TRG_COM	TIM9 trigger and communication interrupts	0x00000170
93	79	programmable	TIM9 CC	TIM9 capture/compare interrupt	0x00000174
94	80	programmable	TIM10 BRK	TIM10 break interrupt	0x00000178
95	81	programmable	TIM10 UP	TIM10 update interrupt	0x0000017C
96	82	programmable	TIM10_TRG_CO M	TIM10 trigger and communication interrupts	0x00000180
97	83	programmable	TIM10 CC	TIM10 capture/compare interrupt	0x00000184
98	84	programmable	DMA2 CH6	DMA2 channel6 global interrupt	0x00000188
70	0 r	Programmatic		2 mil 12 enamero 5100ar interrupt	0.00000100

99	85	programmable	DMA2_CH7	DMA2 channel7 global interrupt	0x0000018C
100	86	programmable	DMA2_CH8	DMA2 channel8 global interrupt	0x00000190
101	87	programmable	DMA2_CH9	DMA2 channel9 global interrupt	0x00000194
102	88	programmable	DMA2_CH10	DMA2 channel10 global interrupt	0x00000198
103	89	programmable	DMA2_CH11	DMA2 channel11 global interrupt	0x0000019C

# 9.4 External interrupt and event controller (EXTI)

### 9.4.1 Overview




Figure shown in Figure 9-1, the trigger source of an external interrupt can be either a software interrupt (SWIEVR) or an actual external interrupt channel. The signal of the external interrupt channel is firstly filtered by the edge detect circuit. As long as either soft interrupt or external interrupt signal is generated, it is output to dual AND gate circuits of event enable and interrupt enable through the OR circuit in the figure. As long as the interrupt or the event is enabled, an interrupt or event is generated. 6 registers of EXTI are accessed by the processer through APB2 interface.

### 9.4.2 Wakeup event

The system can wake up from sleep mode caused by WFE command via wake-up event. The wake-up event is generated through the following 2 types of configuration:

• Enable an interrupt in the peripheral register, but do not enable the interrupt in the NVIC or PEIC of the core, and enable the SEVONPEND bit in the core at the same time. Reflected in EXTI, EXTI interrupt is enabled, but EXTI interrupt in NVIC or PEIC is not enabled, at the same time, enable the SEVONPEND bit. When the CPU is woken up from WFE, the EXTI interrupt flag bit and NVIC/PEIC

pending bit need to be cleared.

• Enable an EXTI channel as an event channel. It is not necessary to clear the interrupt flag bit and NVIC/PEIC pending bit after the CPU is woken up from WFE.

#### 9.4.3 Description

To use the external interrupt, it is needed to configure the corresponding external interrupt channel, i.e., select the corresponding trigger edge and enable the interrupt. When the set trigger edge appears on the external interrupt channel, an interrupt request is generated and the corresponding interrupt flag bit is also set. Write 1 to the flag bit to clear such flag bit.

Steps to use external hardware interrupt:

1) Configure GPIO;

- 2) Configure the interrupt enable bit (EXTI\_INTENR) in the corresponding external interrupt channel;
- Configure the trigger edge (EXTI\_RTENR or EXTI\_FTENR), select rising edge trigger, falling edge trigger or double edges trigger;
- 4) Configure the EXTI interrupt in the NVIC/PFIC of the core to ensure that it can respond correctly.

Steps to use external hardware event:

- 1) Configure GPIO;
- 2) Configure the event enable bit (EXTI\_EVENR) in the corresponding external interrupt channel;
- Configure the trigger edge (EXTI\_RTENR or EXTI\_FTENR), select rising edge trigger, falling edge trigger or double edges trigger.

Steps to use software interrupt/event:

- 1) Enable external interrupt (EXTI\_INTENR) or external event (EXTI\_EVENR);
- 2) To use the interrupt service function, set the EXTI interrupt in the NVIC/PEIC of the core;
- 3) Set the software interrupt trigger (EXTI\_SWIEVR) to generate an interrupt.

### 9.4.4 External event map

#### Table 9-3 EXTI interrupt map

External interrupt/event line	Mapping event description
EXTI0~EXTI15	$Px0 \sim Px15$ (x=A/B/C/D/E). Any IO port can enable the external interrupt/event function, configured by AFIO_EXTICRx register.
EXTI16	PVD event: Exceed the voltage detector threshold
EXTI17	RTC alarm event
EXTI18	USBD/USBFSOTG wakeup event (applied for CH32F20x_D8, CH32F20x_D8C, CH32V30x_D8 and CH32V30x_D8C) USBD wakeup event (applied for other product numbers)
EXTI19	ETH wakeup event
EXTI20	USBHS wakeup event (applied for <i>CH32F20x_D8C and CH32V30x_D8C</i> ) USBFS wakeup event (applied for other product numbers)

EXTI21	Internal	32K	calibration	wakeup	event	(applied	for
EATIZI	CH32V2	$\partial x_D \partial$	8, CH32V20x	c_D8W an	d CH32	2F20x_D8	8W)

# 9.5 Register description

# 9.5.1 EXTI registers

Name	Access address	Description	Reset value							
R32_EXTI_INTENR	0x40010400	Interrupt enable register	0x00000000							
R32_EXTI_EVENR	0x40010404	Event enable register	0x00000000							
R32_EXTI_RTENR	0x40010408	Rising edge trigger enable register	0x00000000							
R32_EXTI_FTENR	0x4001040C	Falling edge trigger enable register	0x00000000							
R32_EXTI_SWIEVR	0x40010410	Software interrupt event register	0x00000000							
R32_EXTI_INTFR	0x40010414	Interrupt flag register	0x0000XXXX							

# Table 9-4 EXTI related registers

# 9.5.1.1 Interrupt enable register (EXTI\_INTENR)

Offset address: 0x00

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Reserved									MR2 0	MR1 9	MR1 8	MR1 7	MR16	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
									-	-	-	-			

Bit	Name	Access	Description	Reset value
[31:19]	Reserved	RO	Reserved.	0
			Interrupt request signal of external interrupt	
[18:0]	MRx	RW	channelx enable:	0
[10.0]			1: Interrupt enabled;	0
			0: Interrupt disabled.	

# 9.5.1.2 Event enable register (EXTI\_EVENR)

Offset address: 0x04

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Reserved									MR2 0	MR1 9	MR1 8	MR1 7	MR16	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MR1 5	MR1 4	MR1 3	MR12	MR1 1	MR1 0	MR9	MR8	MR7	MR6	MR5	MR4	MR3	MR2	MR1	MR0

I	Bit	Name	Access	Description	Reset value
[31	1:21]	Reserved	RO	Reserved.	0
[2	0:0]	MRx	RW	Event request signal of external interrupt channelx enable:	0

	1: Event enabled;	
	0: Event disabled.	

# 9.5.1.3 Rising edge trigger enable register (EXTI\_RTENR)

Offset address: 0x08

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
				F	Reserve	d					TR20	TR19	TR18	TR17	TR16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TR15	TR14	TR1 3	TR12	TR11	TR10	TR9	TR8	TR7	TR6	TR5	TR4	TR3	TR2	TR1	TR0

Bit	Name	Access	Description	Reset value
[31:20]	Reserved	RO	Reserved.	0
[21:0]	TRx	RW	Rising edge trigger of external interrupt channelx enable: 1: Rising edge trigger enabled; 0: Rising edge trigger disabled.	0

# 9.5.1.4 Falling edge trigger enable register (EXTI\_FTENR)

Offset address: 0x0C

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
				ŀ	Reserve	d					TR20	TR19	TR18	TR17	TR16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TR15	5 TR14	TR1 3	TR12	TR11	TR10	TR9	TR8	TR7	TR6	TR5	TR4	TR3	TR2	TR1	TR0

Bit	Name	Access	Description	Reset value
[31:21]	Reserved	RO	Reserved	0
[20:0]	TRx	RW	Falling edge trigger of external interrupt channelx enable: 0: Falling edge trigger disabled; 1: Falling edge trigger enabled.	0

# 9.5.1.5 Software interrupt event register (EXTI\_SWIEVR)

Offset address: 0x10

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Reserved											SWIE R 19	SWIE R 18	SWIE R 17	SWIE R 16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SWIE R15	SWIE R 14	SWIE R13	SWIE R12	SWIE R11	SWIE R 10	SWIE R 9	SWIE R 8	SWIE R 7	SWIE R 6	SWIE R 5	SWIE R 4	SWIE R 3	SWIE R 2	SWIE R 1	SWIE R 0

Bit	Name	Access	Description	Reset value
[31:21]	Reserved	RO	Reserved.	0

[20:0] SWIERx	RW	Set a software interrupt on the corresponding external trigger interrupt channel. With these bits set, the corresponding bit of the interrupt flag bit (EXTI_INTFR) is set. If the interrupt (EXTI_INTENR) is enabled or the event (EXTI_EVENR) is enabled, an interrupt or event is generated.	0	
---------------	----	---	---	--

# **9.5.1.6 Interrupt flag register (EXTI\_INTFR)** Offset address: 0x14

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Reserved											IF19	IF18	IF17	IF16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
IF15	IF14	IF13	IF12	IF11	IF10	IF9	IF8	IF7	IF6	IF5	IF4	IF3	IF2	IF1	IF0

Bit	Name	Access	Description	Reset value
[31:21]	Reserved	RO	Reserved.	0
[20:0]	IFx	W1	Interrupt flag bit. When these bits are set, the corresponding external interrupt has occurred. Write 1 to clear it.	

# 9.5.2 PFIC registers

Name	Access address	Description	Reset value
R32_PFIC_ISR1	0xE000E000	PFIC interrupt enable status register1	0x0000000C
R32_PFIC_ISR2	0xE000E004	PFIC interrupt enable status register2	0x00000000
R32_PFIC_ISR3	0xE000E008	PFIC interrupt enable status register3	0x00000000
R32_PFIC_ISR4	0xE000E00C	PFIC interrupt enable status register4	0x00000000
R32_PFIC_IPR1	0xE000E020	PFIC interrupt pending status register1	0x00000000
R32_PFIC_IPR2	0xE000E024	PFIC interrupt pending status register2	0x00000000
R32_PFIC_IPR3	0xE000E028	PFIC interrupt pending status register3	0x00000000
R32_PFIC_IPR4	0xE000E02C	PFIC interrupt pending status register4	0x00000000
R32_PFIC_ITHRESDR	0xE000E040	PFIC interrupt priority threshold configuration register	0x00000000
R32_PFIC_CFGR	0xE000E048	PFIC interrupt configuration register	0x00000000
R32_PFIC_GISR	0xE000E04C	PFIC interrupt global status register	0x00000000
R32_PFIC_VTFIDR	0xE000E050	PFIC VTF interrupt ID configuration register	0x00000000
R32_PFIC_VTFADDRR0	0xE000E060	PFIC VTF interrupt0 offset address register	0x00000000
R32_PFIC_VTFADDRR1	0xE000E064	PFIC VTF interrupt1 offset address register	0x00000000
R32_PFIC_VTFADDRR2	0xE000E068	PFIC VTF interrupt2 offset address	0x00000000

		register	
R32_PFIC_VTFADDRR3	0xE000E06C	PFIC VTF interrupt3 offset address	0x00000000
	0XL000L00C	register	0X0000000
R32_PFIC_IENR1	0xE000E100	PFIC interrupt enable set register1	0x00000000
R32_PFIC_IENR2	0xE000E104	PFIC interrupt enable set register2	0x00000000
R32_PFIC_IENR3	0xE000E108	PFIC interrupt enable set register3	0x00000000
R32_PFIC_IENR4	0xE000E10C	PFIC interrupt enable set register4	0x00000000
R32_PFIC_IRER1	0xE000E180	PFIC interrupt enable reset register1	0x00000000
R32_PFIC_IRER2	0xE000E184	PFIC interrupt enable reset register2	0x00000000
R32_PFIC_IRER3	0xE000E188	PFIC interrupt enable reset register3	0x00000000
R32_PFIC_IRER4	0xE000E18C	PFIC interrupt enable reset register4	0x00000000
R32_PFIC_IPSR1	0xE000E200	PFIC interrupt pending set register1	0x00000000
R32_PFIC_IPSR2	0xE000E204	PFIC interrupt pending set register2	0x00000000
R32_PFIC_IPSR3	0xE000E208	PFIC interrupt pending set register3	0x00000000
R32_PFIC_IPSR4	0xE000E20C	PFIC interrupt pending set register4	0x00000000
R32_PFIC_IPRR1	0xE000E280	PFIC interrupt pending reset register1	0x00000000
R32_PFIC_IPRR2	0xE000E284	PFIC interrupt pending reset register2	0x00000000
R32_PFIC_IPRR3	0xE000E288	PFIC interrupt pending reset register3	0x00000000
R32_PFIC_IPRR4	0xE000E28C	PFIC interrupt pending reset register4	0x00000000
R32_PFIC_IACTR1	0xE000E300	PFIC interrupt activate status register1	0x00000000
R32_PFIC_IACTR2	0xE000E304	PFIC interrupt activate status register2	0x00000000
R32_PFIC_IACTR3	0xE000E308	PFIC interrupt activate status register3	0x00000000
R32_PFIC_IACTR4	0xE000E30C	PFIC interrupt activate status register4	0x00000000
D22 DEIC IDDIOD	0E000E400	PFIC interrupt priority configuration	0x0000000
R32_PFIC_IPRIORx	0xE000E400	register	0200000000
R32_PFIC_SCTLR	0xE000ED10	PFIC system control register	0x00000000

Note: 1. Interrupts of NMI, EXC, ECALL-M, ECALL-U and BREAKPOINT are always enabled by default. 2. ECALL-M, ECALL-U and BREAKPOINT each is 1 case of EXC. The status is indicated by bit3 in the EXC.

- 3. NMI and EXC both support interrupt pending clear and set operation, but they do not support interrupt enable clear and set operation.
- 4. ECALL-M, ECALL-U and BREAKPOINT do not support interrupt pending clear and set operation or interrupt enable clear and set operation.

### 9.5.2.1 PFIC interrupt enable status register1 (PFIC\_ISR1)

Offset address: 0x00

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							INTS[	31:16]							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
_	INTS1 4	-	INTS1 2		Reserved								1	Rese	erved

Bit	Name	Access	Description	Reset value
-----	------	--------	-------------	----------------

[31:12]	INTSTA	RO	Enable status of 31# and below interrupts. 1: Interrupt enabled;	Ch
			0: Interrupt disabled.	

# 9.5.2.2 PFIC interrupt enable status register2 (PFIC\_ISR2)

Offset address: 0x04

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							INTS[	63:48]							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							INTS[	[47:32]							

Bit	Name	Access	Description	Reset value
[31:0]	INTENSTA	RO	Enable status of 32# ~63# interrupts: 1: Interrupt enabled; 0: Interrupt disabled.	0

# 9.5.2.3 PFIC interrupt enable status register3 (PFIC\_ISR3)

Offset address: 0x08

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							INTS[	95:80]							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							INTS[	70.641							

	Bit	Name	Access	Description	Reset value
[	[31:0]	INTENSTA	RO	Enable status of 64#~95# interrupts: 1: Interrupt enabled; 0: Interrupt disabled.	0

# 9.5.2.4 PFIC interrupt enable status register4 (PFIC\_ISR4)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			Rese	erved							INTS[	103:96]			

Bit	Name	Access	Description	Reset value
[31:8]	Reserved	R0	Reserved	0
[7:0]	INTENSTA	RO	Enable status of 96# ~ 103# interrupts: 1: Interrupt enabled;	0

Reserved

IPS3 IPS2

IPS14

\_

IPS12

\_

							0:	Interru	pt disal	oled.					
	. <b>5 PFI</b> Offset a 30				-	-	<b>ster1 (I</b> 24		ŗ	21	20	19	18	17	16
							IPS[3	31:16]							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Bit	Name	Access	Description	Reset value
[31:0]	PENDSTA	RO	<ul><li>Pending status of 31# and below interrupts:</li><li>1: Interrupt pended;</li><li>0: Interrupt not pended.</li></ul>	0

Reserved

# 9.5.2.6 PFIC interrupt pending status register2 (PFIC\_IPR2)

Offset address: 0x24

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	IPS[63:48]														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							IPS[4	17.321							

Bit	Name	Access	Description	Reset value
[31:0]	PENDSTA	RO	<ul> <li>Pending status of 32# ~ 63# interrupts:</li> <li>1: Interrupt pended;</li> <li>0: Interrupt not pended.</li> </ul>	0

# 9.5.2.7 PFIC interrupt pending status register3 (PFIC\_IPR3)

Offset address: 0x28

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	IPS[95:80]														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	IPS[7	'9:64]	-	-	-	-	-	-	

Bit	Name	Access	Description	Reset value
[31:0]	PENDSTA	RO	<ul> <li>Pending status of 64# ~ 95# interrupts:</li> <li>1: Interrupt pended;</li> <li>0: Interrupt not pended.</li> </ul>	0

### 9.5.2.8 PFIC interrupt pending status register4 (PFIC\_IPR4)

(	Offset a	address	: 0x2C												
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			Rese	erved							IPS[1	03:96]			

Bit		Name	Access	Description	Reset value
[31:8	3]	Reserved	RO	Reserved	0
[7:0	]	PENDSTA	RO	<ul> <li>Pending status of 96# ~ 103# interrupts:</li> <li>1: Interrupt pended;</li> <li>0: Interrupt not pended.</li> </ul>	0

# 9.5.2.9 PFIC interrupt priority threshold configuration register (PFIC\_ITHRESDR)

Offset address: 0x40

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 THRESHOLD[31:0]

Bit	Name	Access	Description	Reset value
[31:8]	Reserved	RO	Reserved.	0
[7:0]	THRESHOLD	RW	Interrupt priority threshold set value. If the interrupt priority value is lower than the current set value, interrupt service is not performed when pended. When this register is 0, it means that the threshold register function is invalid. [7:4]: Priority threshold. [3:0]: Reserved. Fixed value of 0. Invalid if writing.	0

### 9.5.2.10 PFIC interrupt configuration register (PFIC\_CFGR)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
						K	EYCO	DE[15:	0]						
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved							SYS RESE T			F	Reserve	d		

Bit	Name	Access	Description	Reset value
[31:16]	KEYCODE	WO	Correspond to different target control bits. These	0

			bits can only be modified when the corresponding security access identification data is written synchronously, and the read data is fixed to 0. KEY1 = 0xFA05; KEY2 = 0xBCAF; KEY3 = 0xBEEF.	
[15:8]	Reserved	RO	Reserved.	0
7	SYSRESET	WO	System reset (write to KEY3 synchronously). Cleared automatically. Valid when writing 1, while invalid when writing 0. Note: It has the same function as that of the SYSRESET bit in the PFIC_SCTLR register.	0
[6:0]	Reserved	RO	Reserved.	0

# **9.5.2.11 PFIC interrupt global status register (PFIC\_GISR)** Offset address: 0x4C

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	rved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved					GPE ND STA	GAC T STA			l	NESTS	TA[7:0	)]		

Bit	Name	Access	Description	Reset value
[31:10]	Reserved	RO	Reserved.	0
9	GPENDSTA	RO	Whether there is pending interrupt currently: 1: Yes; 0: No.	0
8	GACTSTA	RO	Whether the interrupt is executed currently: 1: Yes; 0: No.	0
[7:0]	NESTSTA	RO	Current interrupt nested status. 8 nested levels currently supported, up to 3 hardware stack levels. If the set nested depth is greater than 3, the lower 3 interrupts should be configured as hardware stack, and other interrupts are configured as software stack. 0xFF: 8 <sup>th</sup> level interrupted; 0x7F: 7 <sup>th</sup> level interrupted; 0x3F: 6 <sup>th</sup> level interrupted; 0x0F: 4 <sup>th</sup> level interrupted; 0x07: 3 <sup>rd</sup> level interrupt; 0x03: 2 <sup>nd</sup> level interrupt; 0x01: 1 <sup>st</sup> level interrupt; 0x00: No interrupt;	0

VTFID1

							Oth	ers: Im	possib	le cases	5.				
	<b>.12 PF</b> Offset a			rrupt l	D con	figura	tion re	gister	(PFIC	_VTF	DR)				
31	30	29		27	26	25	24	23	22	21	20	19	18	17	16
	VTFID3										VTI	FID2			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Bit	Name	Access	Description	Reset value
[31:24]	VTFID3	RW	Configure VTF interrupt3 ID	0
[23:16]	VTFID2	RW	Configure VTF interrupt2 ID	0
[15:8]	VTFID1	RW	Configure VTF interrupt1 ID	0
[7:0]	VTFID0	RW	Configure VTF interrupt0 ID	0

# 9.5.2.13 PFIC VTF interrupt0 address register (PFIC\_VTFADDRR0)

Offset address: 0x60

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ADDR0[31:16]														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ADDR0[15:1]												VTF0E N		

	Bit	Name	Access	Description	Reset value
[	31:1]	ADDR0	RW	VTF interrupt0 service program address. Bit0 is 0.	0
	0	VTF0EN	RW	VTF interrupt0 enable bit: 1: VTF interrupt0 channel enabled; 0: Disabled.	0

# 9.5.2.14 PFIC VTF interrupt1 address register (PFIC\_VTFADDRR1)

Offset address: 0x64

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ADDR1[31:16]														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ADDR1[15:1]												VTF1E N		

Bit	Name	Access	Description	Reset value
[31:1]	ADDR1	RW	VTF interrupt1 service program address.	0

VTFID0

			Bit0 is 0.	
			VTF interrupt1 enable bit:	
0	VTF1EN	RW	1: VTF interrupt1 channel enabled;	0
			0: Disabled.	

# 9.5.2.15 PFIC VTF interrupt2 address register (PFIC\_VTFADDRR2)

Offset address: 0x68

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ADDR2[31:16]														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ADDR2[15:1]													VTF2E N	

Bit	Name	Access	Description	Reset value
[31:1]	ADDR2	RW	VTF interrupt2 service program address. Bit0 is 0.	0
0	VTF2EN	RW	VTF interrupt2 enable bit: 1: VTF interrupt2 channel enabled; 0: Disabled.	0

# 9.5.2.16 PFIC VTF interrupt3 address register (PFIC\_VTFADDRR3)

Offset address: 0x6C

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ADDR3[31:16]														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ADDR3[15:1]												VTF3E N		

Bit	Name	Access	Description	Reset value
[31:1]	ADDR3	RW	VTF interrupt3 service program address. Bit0 is 0.	0
0	VTF3EN	RW	<ul><li>VTF interrupt3 enable bit:</li><li>1: VTF interrupt3 channel enabled;</li><li>0: Disabled.</li></ul>	0

### 9.5.2.17 PFIC interrupt enable set register1 (PFIC\_IENR1)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	INTEN[31:16]														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-	INTEN1	-	INTEN12	2					Res	served					

Bit	Name	Access	Description	Reset value
[31:12]	INTEN	WO	<ul><li>31# and below interrupts enable:</li><li>1: Interrupt enabled;</li><li>0: No effect.</li></ul>	0
[11:0]	Reserved	RO	Reserved	0

### 9.5.2.18 PFIC interrupt enable set register2 (PFIC\_IENR2)

Offset address: 0x104

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	INTEN[63:48]														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	INTEN[47:32]														

Bit	Name	Access	Description	Reset value
[31:0]	INTEN	WO	<ul> <li>32# ~ 63# interrupts enable:</li> <li>1: Interrupt enabled;</li> <li>0: No effect.</li> </ul>	0

# 9.5.2.19 PFIC interrupt enable set register3 (PFIC\_IENR3)

Offset address: 0x108

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	INTEN[95:80]														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	INTEN[79:64]														

Bit	Name	Access	Description	Reset value
[31:0]	INTEN	WO	<ul> <li>64# ~ 95# interrupts enable:</li> <li>1: Interrupt enabled;</li> <li>0: No effect.</li> </ul>	0

# 9.5.2.20 PFIC interrupt enable set register4 (PFIC\_IENR4)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved									Ι	NTEN	103:96	5]		

Bit	Name	Access	Description	Reset value
[31:8]	Reserved	RO	Reserved	0
[7:0]	INTEN	WO	<ul> <li>96# ~ 103# interrupts enable:</li> <li>1: Interrupt enabled;</li> <li>0: No effect.</li> </ul>	0

# 9.5.2.21 PFIC interrupt enable reset register1 (PFIC\_IRER1)

Offset address: 0x180

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
						IN	TRESI	ET[31:1	[6]						
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-	INT RESET 14	-	INT RESET12						Res	erved					

Bit	Name	Access	Description	Reset value
[31:12]	INTRESET	WO	<ul><li>31# and below interrupts reset:</li><li>1: Interrupt reset;</li><li>0: No effect.</li></ul>	0
[11:0]	Reserved	RO	Reserved	0

# 9.5.2.22 PFIC interrupt enable reset register2 (PFIC\_IRER2)

Offset address: 0x184

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	INTRESET[63:48]														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	INTRESET[47:32]														

Bit	Name	Access	Description	Reset value
[31:0]	INTRESET	WO	<ul> <li>32# ~ 63# interrupts reset:</li> <li>1: Interrupt reset;</li> <li>0: No effect.</li> </ul>	0

# 9.5.2.23 PFIC interrupt enable reset register3 (PFIC\_IRER3)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
						IN	TRESI	ET[95:8	30]						
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						IN	TRESE	ET [79:	64]						

Bit	Name	Access	Description	Reset value
[31:0]	INTRESET	WO	<ul> <li>64# ~ 95# interrupts reset:</li> <li>1: Interrupt reset;</li> <li>0: No effect.</li> </ul>	0

### 9.5.2.24 PFIC interrupt enable reset register4 (PFIC\_IRER4)

Offset address: 0x18C

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Reserved														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved									IN	FRESE	T [103	:96]			

Bit	Name	Access	Description	Reset value
[31:8]	Reserved	RO	Reserved	0
[7:0]	INTRESET	WO	<ul> <li>96# ~ 103# interrupts reset:</li> <li>1: Interrupt reset;</li> <li>0: No effect.</li> </ul>	0

### 9.5.2.25 PFIC interrupt pending set register1 (PFIC\_IPSR1)

Offset address: 0x200

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		-	-			PI	ENDSE	- T[31:1	6]	-	-	-			-
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-	PEND SET14	-	PEND SET12				Res	served			-	PEN D SET3	PEN D SET2	Rese	erved

Bit	Name	Access	Description	Reset value
[31:12]	PENDSET	T WO $\begin{array}{c} 12\# \sim 31\# \text{ interrupts pending set. } 13\# \text{ and} \\ 15\# \text{ are reserved.} \\ 1: \text{ Interrupt pended;} \\ 0: \text{ No effect.} \end{array}$		0
[11:4]	Reserved	R0	Reserved	0
[3:2]	PENDSET	WO	<ul><li>2#-3# interrupts pending set.</li><li>1: Interrupt pended;</li><li>0: No effect.</li></ul>	0
[1:0]	Reserved	RO	Reserved	0

# 9.5.2.26 PFIC interrupt pending set register2 (PFIC\_IPSR2)

CH32	FV2x_V	3x Refe	rence M	anual	87							http://wch.cn			
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	PENDSET[63:48]														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	PENDSET[47:32]														

Bit	Name	Access	Description	Reset value
[31:0]	PENDSET	WO	<ul> <li>32# ~ 63# interrupts pending set.</li> <li>1: Interrupt pended;</li> <li>0: No effect.</li> </ul>	0

# 9.5.2.27 PFIC interrupt pending set register3 (PFIC\_IPSR3)

Offset address: 0x208

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	PENDSET[95:80]														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	PENDSET[79:64]														

Bit	Name	Access	Description	Reset value
[31:0]	PENDSET	WO	<ul> <li>64# ~ 95# interrupts pending set.</li> <li>1: Interrupt pended;</li> <li>0: No effect.</li> </ul>	0

# 9.5.2.28 PFIC interrupt pending set register4 (PFIC\_IPSR4)

Offset address: 0x208

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Reserved														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved									PE	NDSE	Г [103:	96]			

Bit	Name	Access	Description	Reset value
[31:8]	Reserved	RO	Reserved	0
[7:0]	PENDSET	WO	<ul> <li>96# ~ 103# interrupts pending set.</li> <li>1: Interrupt pended;</li> <li>0: No effect.</li> </ul>	0

# 9.5.2.29 PFIC interrupt pending reset register1 (PFIC\_IPRR1)

CH32FV2x	V3x	Reference	Manual

88

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-		-			PEN	DRES	ET[31	:16]		-				-
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-	PEND RESET 14	-	PEND RESET12			-	Res	served	-		-	PEND RESE T3	PEND RESE T2		erved

Bit	Name	Access	Description	Reset value
[31:12]	PENDRESET	WO	<ul> <li>12# ~ 31# interrupts pending reset. 13#</li> <li>and 15# are reserved.</li> <li>1: Interrupt pending status reset;</li> <li>0: No effect.</li> </ul>	0
[11:4]	Reserved	R0	Reserved	0
[3:2]	PENDRESET	WO	<ul> <li>2#~ 3# interrupts pending reset:</li> <li>1: Interrupt pending status reset;</li> <li>0: No effect.</li> </ul>	0
[1:0]	Reserved	RO	Reserved	0

# 9.5.2.30 PFIC interrupt pending reset register2 (PFIC\_IPRR2)

Offset address: 0x284

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	PENDRESET[63:48]														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	PENDRESET[47:32]														

В	it	Name	Access	Description	Reset value
[31	:0]	PENDRESET	WO	<ul> <li>32# ~ 63# interrupts pending reset:</li> <li>1: Interrupt pending status reset;</li> <li>0: No effect.</li> </ul>	0

# 9.5.2.31 PFIC interrupt pending reset register3 (PFIC\_IPRR3)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	PENDRESET[95:80]														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	PENDRESET[79:64]														

Bit	Name	Access	Description	Reset value
[31:0]	PENDRESET	WO	<ul><li>64#-95# interrupts pending reset:</li><li>1: Interrupt pending status reset;</li></ul>	0

		0: No effect.	
C <b>interrupt pend</b> i dress: 0x28C	ing reset re	gister4 (PFIC_IPRR4)	

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved									PEN	DRES	ET [10:	3:96]		

Bit	Name	Access	Description	Reset value
[31:8]	Reserved	RO	Reserved	0
[7:0]	PENDSET	WO	<ul> <li>96# ~ 103# interrupts pending reset:</li> <li>1: Interrupt pending status reset;</li> <li>0: No effect.</li> </ul>	0

# 9.5.2.33 PFIC interrupt activate status register1 (PFIC\_IACTR1)

Offset address: 0x300

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
						Ι	ACTS	[31:16	]						
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-	IACTS1 4	-	IACTS1 2			Res	IACTS 3	IACTS 2	Rese	erved					

Bit	Name	Access	Description	Reset value
[31:12]	IACTS	RO	<ul> <li>12# ~ 31# interrupts activate status. 13#</li> <li>and 15# are reserved.</li> <li>1: Interrupt activating;</li> <li>0: No interrupt activated.</li> </ul>	0
[11:4]	Reserved	RO	Reserved	0
[3:2]	IACTS	RO	<ul> <li>2# ~ 3# interrupts activate status:</li> <li>1: Interrupt activating;</li> <li>0: No interrupt activated.</li> </ul>	0
[1:0]	Reserved	RO	Reserved	0

# 9.5.2.34 PFIC interrupt activate status register2 (PFIC\_IACTR2)

Offset address: 0x304

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	IACTS[63:48]														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	IACTS[47:32]														

Bit	Name	Access	Description	Reset value
[31:0]	IACTS	RO	<ul> <li>32# ~ 63# interrupts activate status:</li> <li>1: Interrupt activating;</li> <li>0: No interrupt activated.</li> </ul>	0

### 9.5.2.35 PFIC interrupt activate status register3 (PFIC\_IACTR3)

Offset address: 0x308

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
_	IACTS[95:80]														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	IACTS[79:64]														

Bit	Name	Access	Description	Reset value
[31:0]	IACTS	RO	<ul> <li>64# ~ 95# interrupts activate status:</li> <li>1: Interrupt activating;</li> <li>0: No interrupt activated.</li> </ul>	0

### 9.5.2.36 PFIC interrupt activate status register4 (PFIC\_IACTR4)

Offset address: 0x308

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Reserved														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved							-	I	ACTS	[103:96	5]	-	-	

Bit	Name	Access	Description	Reset value
[31:8]	Reserved	RO	Reserved	0
[7:0]	IACTS	WO	<ul> <li>96# ~ 103# interrupts activate status:</li> <li>1: Interrupt activating;</li> <li>0: No interrupt activated.</li> </ul>	0

### 9.5.2.37 PFIC interrupt priority configuration register (PFIC\_IPRIORx) (x=0-63)

Offset address: 0x400–0x4FF

The controller supports 256 interrupts (0-255), and the priority of each interrupt is controlled by 8bits.

91

	31	24	23	16	15	8	7	0
IPRIOR63	PRIO	_255	PRIO	PRIO_254 PRIO_253 PRI		PRIO_253		_252
		•		•		•		
IPRIORx	PRIO_	(4x+3)	PRIO_	(4x+2)	$PRIO_(4x+1)$		PRIO	_(4x)
				•				
IPRIOR0	PRI	D_3	PRI	0_2	PRI	D_1	PRI	0_0

Bit	Name	Access	Description	Reset value
[2047:2040]	IP_255	RW	See description of IP_0.	0
[31:24]	IP_3	RW	See description of IP_0.	0
[23:16]	IP_2	RW	See description of IP_0.	0
[15:8]	IP_1	RW	See description of IP_0.	0
[7:0]	IP_0	RW	<ul> <li>Interrupt0 priority configuration:</li> <li>[7:4]: Priority control bits.</li> <li>No nested, no preemption bit;</li> <li>For 2 nested levels, bit7 is the preemption bit;</li> <li>For 4 nested levels, bit7-bit6 are preemption bits;</li> <li>For 8 nested levels, bit7-bit5 are preemption bits.</li> <li>The smaller priority value, the higher the priority. If interrupts with the same preemption priority are pended at the same time, execute the interrupt with the highest priority firstly.</li> <li>[3:0]: Reserved. Fixed value of 0. Invalid when writing.</li> </ul>	0

# 9.5.2.38 PFIC system control register (PFIC\_SCTLR)

	Offset a	ddress	: 0xD10	0							
31	30	20	28	27	26						

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
SYS RESE T							F	Reserve	d						
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved									SET EVE NT		WFIT O WFE	Р	ONEX		

Bit	Name	Access	Description	Reset value
31	SYSRESET	WO	System reset. Cleared automatically. Valid when writing 1, while invalid when writing 0. It has the same effect as that of	0

			the PFIC_CFGR register.	
[30:6]	Reserved	RO	Reserved	0
5	SETEVENT	WO	Set event. To wake up WFE.	0
4	SEVONPEND	RW	<ul> <li>When an event or interrupt is pended, wake up the system via WFE instruction.</li> <li>If WFE instruction is not executed, system wakes up immediately the next time WFE instruction is executed.</li> <li>1: The enabled events and all interrupts (including disabled interrupts) can wake up the system;</li> <li>0: Only enabled events and enabled interrupts can wake up the system.</li> </ul>	0
3	WFITOWFE	RW	<ul><li>WFI instruction serves as WFE</li><li>1: Subsequent WFI instruction serves as</li><li>WFE instruction;</li><li>0: No effect.</li></ul>	0
2	SLEEPDEEP	RW	System low power mode control:1: Deep sleep;0: Sleep.	0
1	SLEEPONEXIT	RW	System status control after exitinginterrupt service program:1: System goes into low power mode;0: System goes into the main program.	0
0	Reserved	RO	Reserved.	0

### 9.5.3 Dedicated CSR registers

RISC-V defines some Control and Status Control Registers (CSR), which are used to configure, flag and record run status. CSR register is a register in the cores, with dedicated 12-bit address space. The CH32V20x and CH32V30x not only have standard registers defined in RISC-V privileged architecture documentation, but also have some additional vendor-defined registers which need csr instruction to access.

Note: The CSR registers with attribute of MRW/MRO/MRW1 need to be accessed in machine mode.

### 9.5.3.1 Interrupt system control register (INTSYSCR)

(	CSR ad	dress:	0x804												
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			РМТ	STA				Rese	erved	GIH WST KNE N	HWST KOVE N	РМТ	ĊFG	INES T EN	HWS TKE N

Bit	Name	Access	Description	Reset value
[31:16]	Reserved	MRO	Reserved	0

<b></b>								
			Preemption bit status:					
			0x00: No preemption bit in priority					
			configuration bits, and no					
			interrupt nested;					
			0x80: The preemption bit is the highest					
			bit of the priority configuration					
[15:8]	PMTSTA	MRO	bits, 2 interrupt nested levels;	0				
			0xC0: The preemption bits are the higher					
			2 bits of the priority configuration					
			bits, 4 interrupt nested levels;					
			0xE0: The preemption bits are the higher					
			3 bits of the priority configuration					
			bits, 8 interrupt nested levels.					
[7.(]	December 1	МПО	-	0				
[7:6]	Reserved	MRO	Reserved	0				
			Global interrupt and hardware stack					
			disable:					
			Note: This bit is usually used for					
			real-time system operation. When					
5	GIHWSTKNEN	MRW1	interrupt switches context, set this bit and	0				
5	GIRWSTKNEN		the global interrupt and hardware stack	0				
			out can be disabled. When the switch is					
			finished, this bit is cleared automatically					
			by hardware after the interrupt is					
	returned.							
			Interrupt enable after hardware stack					
			overflows:					
			0: Global interrupt disabled after					
			hardware stack overflows;					
			1: Interrupt still can be executed after					
			hardware stack overflow.					
4	HWSTKOVEN	MRW	Note: 3 hardware stack levels. When the	0				
т			nested level is configured greater than 3	0				
			levels, if this bit is set, it is needed to					
			, , , , , , , , , , , , , , , , , , ,					
			configure the 3 levels of interrupt with					
			low priority as hardware stack, and					
			configure interrupts with high priority as					
			software stack.					
			Preemption bit configuration:					
			0b00: No nested, no preemption bit;					
[3:2]	PMTCFG	MRW	0b01: 2 nested levels, 1 preemption bit;	0				
			0b10: 4 nested levels, 2 preemption bits;					
			0b11: 8 nested levels, 3 preemption bits.					
			Interrupt nested enable:					
1	INESTEN	MRW	0: Interrupt nested disabled;	0				
			1: Interrupt nested enabled.					
0	HWSTKEN	MRW	Hardware stack enable:	0				
		1	•					

										k disable k enable	·				
	<b>.2 Mac</b> CSR ad		-	ctor b	ase ado	dress r	egistei	: (MTV	/EC)						
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
-	-	-	-	-	-	В	ASEAD	DR[31:1	6]		-		-	-	-
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					D		DD[15.2	1						MODE	MOD

BASEADDR[15:2]

Bit	Name	Access	Description	Reset value
[31:2]	BASEADDR[31:2]	MRW	Base address of interrupt vector table	0
1	MODE1	MRW	<ul><li>Interrupt vector table identification mode:</li><li>0: Identify by jump instruction. Limited</li><li>range, non-jump instruction supported;</li><li>1: Identify by absolute address. Full range</li><li>supported, but it must jump.</li></ul>	0
0	MODE0	MRW	Interrupt or trap-vector address mode selection: 0: Unified entry address; 1: Address offset based on Interrupt No. *4.	0

### 9.5.4 Physical memory protection unit (PMP)

To improve system security, a set of physical address access restrictions is defined in the RISC-V architecture, and it allows physical memory access privileges (read, write, execute) to be specified for each physical memory region, and the minimum region length is 4 bytes for protection. The PMP unit is always effective in user mode, and optionally effective in machine mode. If the current memory limit is violated, a system exception interrupt (EXC) is generated.

The PMP unit contains 4 sets of 8-bit configuration registers (32bits) and 4 sets of address registers, which need to be accessed using the csr instruction and performed in machine mode.

### 9.5.4.1 PMP configuration register (PMPCFG0)

(	CSR ad	dress:	0x3A0												
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	pmp3cfg										pmp2c	fg			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	pmp1cfg										pmp0c	fg			

Bit	Name	Access	Description	Reset value
[31:24]	pmp3cfg	MRW	See description of pmp0cfg.	0

http://wch.cn

E0

1

[23:16]	pmp2cfg	MRW	See des	See description of pmp0cfg.						
[15:8]	pmp1cfg	MRW	See des	cription	of pmp0cfg.	0				
			Bit	Name	Description					
					Lock enable. It can be unlocked					
			7	т	in machine mode					
		MRW	/	L	0: Not locked;					
					1: Related registers locked.					
[7:0]	pmp0cfg		[6:5]	-	Reserved	0				
			[4.2]	А	Address aligned and protection					
			[4:3]	A	region range selection					
			2	Х	Excute Attibute					
			1	W	Write Attibute					
			0	R	Read Attibute					

For address aligned and protection region range selection, it performs memory protection for the region between A\_ADDR and B\_ADDR (A\_ADDR and B\_ADDR are both required 4-byte aligned):

- 1. If  $B_ADDR A_ADDR == 2^2$ , it is based on NA4;
- 2. If B\_ADDR A\_ADDR ==  $2^{(G+2)}$  and G≥1, and if A\_ADDR=  $2^{(G+2)}$ , it is aligned based on NAPOT; 3. Otherwise it is based on TOR.

А	Name	Description
00b	OFF	No region to protect.
		Top aligned region protection:
		For pmp0cfg, $0 \le region \le pmpaddr0;$
		For pmp1cfg, pmpaddr0≤ region < pmpaddr1;
01b	TOR	For pmp2cfg, pmpaddr1≤ region < pmpaddr2;
		For pmp3cfg, pmpaddr2≤ region < pmpaddr3;
		$pmpaddr_{i-1} = A\_ADDR >> 2;$
		$pmpaddr_i = B_ADDR >> 2.$
		Fixed 4-byte region protection.
10b	NA4	For pmp0cfg~pmp3cfg, pmpaddr0 to pmpaddr3 serve as start address.
		$pmpaddr_i = A\_ADDR >> 2.$
1.11	NADOT	$2^{(G+2)}$ region protection, G≥1, in this case, A_ADDR is aligned on $2^{(G+2)}$ .
11b	NAPOT	pmpaddri = $((A_ADDR   (2 (G+2) -1)) & (1 << G+1)) >> 2.$

### 9.5.4.2 PMP address0 register (PMPADDR0)

CSR address: 0x3B0

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
						1	ADDR(	)[33:18	]						
1.7	1.4	10	10	11	10	0	0	7	(	5	4	2	2	1	0
15	14	13	12	11	10	9	8	/	6	3	4	3	2	1	0

Bit	Name	Access	Description	Reset value
[31:0]	ADDR0	MRW	The [33:2] bits of the PMP set address0, actually the higher 2 bits are not used.	0

# 9.5.4.3 PMP address1 register (PMPADDR1)

CSR address: 0x3B1

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
						1	ADDR	1[33:18	]						
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ADDR1[17:2]														

Bit	Name	Access	Description	Reset value
[31:0]	ADDR1	MRW	The [33:2] bits of the PMP set address1, actually the higher 2 bits are not used.	0

# 9.5.4.4 PMP address2 register (PMPADDR2)

CSR address: 0x3B2

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
_	ADDR2[33:18]														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Bit	Name	Access	Description	Reset value
[31:0]	ADDR2	MRW	The [33:2] bits of the PMP set address2, actually the higher 2 bits are not used.	0

# 9.5.4.5 PMP address3 register (PMPADDR3)

CSR address: 0x3B3

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ADDR3[33:18]														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ADDR3[17:2]														

Bit	Name	Access	Description	Reset value
[31:0]	ADDR3	MRW	The [33:2] bits of the PMP set address3, actually the higher 2 bits are not used.	0

http://wch.cn

# 9.5.5 STK registers

Table 9-6	STK	related	registers
1able 9-0	211	related	registers

Name	Access address	Description	Reset value
R32_STK_CTLR	0xE000F000	System count control register	0x00000000
R32_STK_SR	0xE000F004	System count status register	0x00000000
R32_STK_CNTL	0xE000F008	System counter low bit register	0x00000000
R32_STK_CNTH	0xE000F00C	System counter high bit register	0x00000000
R32_STK_CMPLR	0xE000F010	Count/compare low bit register	0x00000000
R32_STK_CMPHR	0xE000F014	Count/compare high bit register	0x00000000

# 9.5.5.1 System count control register (STK\_CTLR)

Offset address: 0x00

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
SWIE	IE Reserved														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved									INIT	MOD E	STRE	STCL K	STIE	STE	

Bit	Name	Access	Description	Reset value
31	SWIE	RW	<ul> <li>Software interrupt trigger enable (SWI):</li> <li>1: Software interrupt triggered;</li> <li>0: Trigger disabled.</li> <li>After going into software interrupt, it needs to be cleared by software, otherwise it is constantly triggered.</li> </ul>	0
[30:6]	Reserved	RO	Reserved	
5	INIT	W1	Counter initial value update: 1: Updated to 0 when upcounting, while updated to the compare value when downcounting; 0: No effect.	
4	MODE	RW	Count mode: 1: Downcount; 0: Upcount.	
3	STRE	RW	Auto reload count enable bit: 1: After upcounting to the compare value, start counting from 0 again, and after downcounting to 0, start counting again from the compare value; 0: Continue to upcount after upcounting to the compare value, and downcount from the maximum value after downcounting to 0.	
2	STCLK	RW	Counter system clock sourse selection bit: 1: HCLK serves as time base; 0: HCLK/8 serves as time base.	
1	STIE	RW	Counter interrupt enable control bit:	

			0: Counter interrupt disabled.	
			System counter enable control bit:	
0	STE	RW	1: STK enabled;	0
			0: STK disabled, the counter stops counting.	

### 9.5.5.2 System count status register (STK\_SR\_)

Offset address: 0x04

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Reserved														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved												CNTI F		

Bit	Name	Access	Description	Reset value
[31:1]	Reserved	RO	Reserved	0
			Count value compare flag. Cleared by writing 0,	
0	CNTIF	RW0	invalid when writing 1:	0
0	CNTIF	KWU	1: Upcount to the compare value, downcount to 0;	0
			0: The compare value not reached.	

# 9.5.5.3 System counter low bit register (STK\_CNTL)

Offset address: 0x08

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	CNT[31:16]														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	CNT[15:0]														

Bit	Name	Access	Description	Reset value
[31:0]	CNTL	RW	Low 32 bits of the current counter count value.	0

*Note: The STK\_CNTL register and the STK\_CNTH register constitute a 64-bit system counter.* 

### 9.5.5.4 System counter high bit register (STK\_CNTH)

Offset address: 0x0C

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-			-	-	-	CNT[	63:48]	-	-	-	-	-	-	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							CNT[	47:32]							

Bit	Name	Access	Description	Reset value
[31:0]	CNTH	RW	High 32 bits of the current counter count value.	0

*Note: The STK\_CNTL register and the STK\_CNTH register constitute a 64-bit system counter.* 

### 9.5.5.5 Count/compare low bit register (STK\_CMPLR)

(	Offset a	address	s: 0x10												
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	CMP[31:16]														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							CMP	[15:0]							

Bit	Name	Access	Description	Reset value
[31:0]	CMPL	RW	Set the low 32 bits of the compare counter value.	0

*Note: The STK\_CMPLR register and the STK\_CMPHR register constitute a 64-bit system counter compare value.* 

### 9.5.5.6 Count/compare high bit register (STK\_CMPHR)

Offset address: 0x14

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	CMP[63:48]														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	_				-	_	CMP[	[47:32]	-			-	-	-	-

Bit	Name	Access	Description	Reset value
[31:0]	СМРН	RW	Set the high 32 bits of the compare counter value.	0

*Note: The STK\_CMPLR register and the STK\_CMPHR register constitute a 64-bit system counter compare value.* 

### This chapter applies to the whole family of CH32F2x, CH32V2x and CH32V3x.

The GPIO ports can be configured as a variety of input or output modes, with built-in pull-up/pull-down resistors which can be switched off, and can be configured as push-pull or open-drain functions. GPIO ports also have some other alternate functions.

# **10.1 Main features**

Each pin of the port can be configured into the following modes:

• Floating input

Open-drain output


• Pull-up input

- Push-pull output
- Pull-down input
- Input and output of alternate function
- Analog input

Many pins have alternate functions, and many other peripherals map their own output and input channels to these pins. The specific application of these alternate pins needs to be with reference to each peripheral, and this chapter shall specify whether these pins are alternate and remapped.

# **10.2 Function specification**

### 10.2.1 Overview



The IO port structure is as shown in Figure 10-1. Each pin has 2 protection diodes inside the chip, and the IO port can be divided into input and output drive modules internally. The weak pull-up and pull-down resistors are optional for input drive, and can be connected to analog input peripherals such as AD; if inputted to digital peripherals, they need to pass through a TTL Schmitt trigger, and then shall be connected to GPIO input register or other alternate peripherals. The output drive has a pair of MOS transistors. The IO port can be configured as open-drain or push-pull output by configuring whether the upper and lower MOS

#### Figure 10-1 Basic structure of GPIO module

transistors are enabled; the output drive can also be internally configured to the output controlled by GPIO or other alternate peripherals.

### **10.2.2 GPIO Initialization**

Immediately after reset, the GPIO ports are running in the initial status. At this time, most IO ports are running at the floating input status, but there are also peripheral-related pins such as HSE that is running on peripheral alternate functions. Please refer to related chapters of pins for the specific initialization function.

#### **10.2.3 External interrupt**

All GPIO ports can be configured with external interrupt input channels, but an external interrupt input channel can only be mapped to a GPIO pin at most, and the serial number of the external interrupt channel must be consistent with the bit number of the GPIO port, such as PA1 (or PB1, PC1, PD1 and PE1) can only be mapped to EXTI1, and EXTI1 can only accept mappings from one of PA1, PB1, PC1, PD1 and PE1. Both ports have one-to-one relationship.

#### **10.2.4 Alternate function**

Attention shall be paid to the following when the alternate function is used:


- To use the alternate function of the input direction, the port must be configured to alternate input mode, the pull-up and pull-down settings can be set according to actual needs
- To use the alternate function of the output direction, the port must be configured to alternate output mode, push-pull or open drain can be set according to the actual situation
- For the bidirectional alternate function, the port must be configured as multiplex output mode, and then the driver will be configured as float control input mode

The same IO port may have multiple peripherals alternate to this pin, so in order to give play to the use of each peripheral as far as possible, the alternate pins of the peripherals can be remapped to other pins in addition to the default alternate pins, avoiding occupied pins.

#### 10.2.5 Lock mechanism

The lock mechanism can lock the configuration of IO port. After a specific write sequence, the selected IO pin configuration is locked and cannot be changed until the next reset.


### 10.2.6 Input configuration



When the IO port is configured as input mode, the output driver is disconnected, the input pull-up and pull-down are optional, and the alternate function and analog input are not connected. The data on each IO port is sampled to the input data register at each APB2 clock, and the corresponding bit of the input data register is read to obtain the level state of the corresponding pin.

### 10.2.7 Output configuration


Figure 10-3 Output configuration structure block diagram of GPIO module



When the IO port is configured in output mode, a pair of MOS in the output driver can be configured in push-pull or open-drain mode as required, without using alternate function. The pull-up and pull-down resistors of the input drive are disabled, the TTL Schmitt trigger is activated, and the level appearing on the IO pin will be sampled to the input data register every APB2 clock, so IO status will be obtained by reading the input data register. In the push-pull output mode, the value written last time will be obtained through the access to the output data register.

### 10.2.8 Alternate function configuration

Figure 10-4 Structure block diagram when GPIO module is multiplexed by other peripherals



When the alternate function is enabled, the output driver is enabled and can be configured as open-drain or push-pull mode as required. Schmitt trigger will be also turned on, the input and output lines of the alternate function is connected, but the output data register is disconnected, and the level appearing on the IO pin is sampled to the input data register every APB2 clock. In the open-drain mode, the current status of the IO port is obtained by reading the input data register. In the push-pull mode, the last written value is obtained by reading the output data register.

### 10.2.9 Analog input configuration




Figure 10-5 Configuration structure block diagram of GPIO module as analog input

When the analog input is enabled, the output buffer is disconnected and the Schmitt trigger input in the input driver is disabled to prevent consumption on the IO port. The pull-up and pull-down resistors is disabled, and the read input data register is always 0.

### 10.2.10 Peripheral GPIO setting

The following table recommends the corresponding GPIO port configuration of each peripheral pin.

Table 10-1 Advanced-control timer (	TIM1/8/9/10)
-------------------------------------	--------------

TIM1/8/9/10	Configuration	GPIO configuration						
TIM1/8/9/10 CHx	Input capture channel x	Floating input						
1 IIVI 1/ 0/ 3/ 10_C11X	Output compare channel x	Push-pull alternate output						
TIM1/8/9/10_CHxN	Complementary output channel x	Push-pull alternate output						
TIM1/8/9/10_BKIN	Break input	Floating input						
TIM1/8/9/10_ETR	External trigger clock input	Floating input						

### Table 10-2 General-purpose timer (TIM2/3/4/5)

TIM2/3/4/5 pinout	Configuration	GPIO configuration				
TIM2/3/4/5 CHx	Input capture channel x	Floating input				
TIM2/3/4/3_CHX	Output compare channel x	Push-pull alternate output				
TIM2/3/4/5_ETR	External trigger clock input	Floating input				

Table 10-3 Universal Synchronous Asynchronous Receiver Transmitter (USART)

USART pinout	Configuration	GPIO configuration				
USADT <sub>Y</sub> TV	Full duplex mode	Push-pull alternate output				
USARTx_TX	Half-duplex synchronous mode	Push-pull alternate output				
USARTx RX	Full duplex mode	Floating input or pull-up input				
USAKIX_KA	Half-duplex synchronous mode	Not used				
USARTx_CK	Synchronous mode	Push-pull alternate output				
USARTx_RTS	Hardware flow control	Push-pull alternate output				
USARTx_CTS	Hardware flow control	Floating input or pull-up input				

#### Table 10-4 Serial Peripheral Interface (SPI) module

	1		
SPI pinout	Configuration	GPIO configuration	
	Master mode	Push-pull alternate output	
SPIx_SCK	Slave mode	Floating input	
	Full duplex master mode	Push-pull alternate output	
	Full duplex slave mode	Floating input or pull-up input	
SDIV MOSI	Simplex bidirectional data	Duch null alternate output	
SPIx_MOSI	line/master mode	Push-pull alternate output	
	Simplex bidirectional data	Not used	
	line/slave mode	Not used	
	Full duplex master mode	Floating input or pull-up input	
	Full duplex slave mode	Push-pull alternate output	
SPIx MISO	Simplex bidirectional data	Not used	
SFIX_MISO	line/master mode	Not used	
	Simplex bidirectional data	Duck null alternate output	
	line/slave mode	Push-pull alternate output	
SPIx_NSS	Hardware master or slave mode	Floating input or pull-up or	

	pull-down input
Hardware master mode	Push-pull alternate output
Software mode	Not used

#### Table 10-5 Inter IC Sound (I2S) module

I2S pinout	Configuration	GPIO configuration
I2Sx_WS	Master mode	Push-pull alternate output
	Slave mode	Floating input
I2Sx_CK	Master mode	Push-pull alternate output
	Slave mode	Floating input
I2Sx_SD	Transmitter	Push-pull alternate output
	Receiver Floating, pull-up or pu input	Floating, pull-up or pull-down
		input
I2Sx_MCK	Master mode	Push-pull alternate output
	Slave mode	Not used

#### Table 10-6 Inter Integrated Circuit (I2C) module

I <sup>2</sup> C pinout	Configuration	GPIO configuration
I <sup>2</sup> C_SCL	I <sup>2</sup> C clock	Open-drain alternate output
I <sup>2</sup> C_SDA	I <sup>2</sup> C data	Open-drain alternate output

### Table 10-7 Controller LAN (CAN) module

CAN pinout	GPIO configuration	
CANx_TX	Push-pull alternate output	
CANx_RX	Floating input or pull-up input	

#### Table 10-8 USB Full-speed Device (USBD) controller

USBD pinout	GPIO configuration	
USBD_DM/USBD_DP	After the USB is enabled, alternate IO port connects to the internal	
	USBD transceiver automatically	

#### Table 10-9 USB Host Device (USBHD) controller

USBHD pinout	GPIO configuration	
USBHD_DM/USBHD_DP	After the USB is enabled, alternate IO port connects to the internal	
	USBHD transceiver automatically	

#### Table 10-10 USB OTG controller

USB OTG pinout	GPIO configuration
OTG_FS_VBUS	Analog input
OTG_FS_ID	Pull-up input
OTG_FS_DM	Automatically controlled by USB disconnected
OTG_FS_DP	Automatically controlled by USB disconnected

SDIO pinout	Configuration	GPIO configuration
SDIO_CK	Clock	Push-pull alternate output
SDIO_CMD	Command	Push-pull alternate output
SDIO[D7:D0]	Data	Push-pull alternate output

#### Table 10-12 Flexible Static Memory Controller (FSMC)

FSMC pinout	GPIO configuration	
FSMC_A[23:16]	Deals well alterments and and	
FSMC_D[15:0]	Push-pull alternate output	
FSMC_CK	Push-pull alternate output	
FSMC_NOE	Push-pull alternate output	
FSMC_NWE		
FSMC_NE1	Push-pull alternate output	
FSMC_NCE2		
FSMC_NWAIT	Floating input or pull-up input	
FSMC_NBL[1:0]	Push-pull alternate output	

Table 10-13 Analog-to-Digital Converter (ADC) and Digital-to-Analog Converter (DAC)

ADC/DAC pinout	GPIO configuration
ADC/DAC	Analog input

#### Table 10-14 Other IO functions

Pinout	Configuration function	GPIO configuration
TAMPER_RTC	RTC output	Hardware automatic setting
	Tamper event input	
МСО	Clock output	Push-pull alternate output
EXTI	External interrupt input	Floating input or pull-up or pull-down input
	External interrupt input	

# **10.3 Register description**

### 10.3.1 GPIO registers

Unless otherwise specified, the GPIO registers must be operated in words (operate these registers in 32 bits).

		e	
Name	Access address	Description	Reset value
R32_GPIOA_CFGLR	0x40010800	PA port configuration register low bit	0x4444444
R32_GPIOB_CFGLR	0x40010C00	PB port configuration register low bit	0x4444444
R32_GPIOC_CFGLR	0x40011000	PC port configuration register low bit	0x4444444
R32_GPIOD_CFGLR	0x40011400	PD port configuration register low bit	0x4444444
R32_GPIOE_CFGLR	0x40011800	PE port configuration register low bit	0x4444444
R32_GPIOA_CFGHR	0x40010804	PA port configuration register high bit	0x4444444
R32_GPIOB_CFGHR	0x40010C04	PB port configuration register high bit	0x4444444

Table 10-15 GPIO related registers

	T		
R32_GPIOC_CFGHR	0x40011004	PC port configuration register high bit	0x4444444
R32_GPIOD_CFGHR	0x40011404	PD port configuration register high bit	0x4444444
R32_GPIOE_CFGHR	0x40011804	PE port configuration register high bit	0x4444444
R32_GPIOA_INDR	0x40010808	PA port input data register	0x0000XXXX
R32_GPIOB_INDR	0x40010C08	PB port input data register	0x0000XXXX
R32_GPIOC_INDR	0x40011008	PC port input data register	0x0000XXXX
R32_GPIOD_INDR	0x40011408	PD port input data register	0x0000XXXX
R32_GPIOE_INDR	0x40011808	PE port input data register	0x0000XXXX
R32_GPIOA_OUTDR	0x4001080C	PA port output data register	0x00000000
R32_GPIOB_OUTDR	0x40010C0C	PB port output data register	0x00000000
R32_GPIOC_OUTDR	0x4001100C	PC port output data register	0x00000000
R32_GPIOD_OUTDR	0x4001140C	PD port output data register	0x00000000
R32_GPIOE_OUTDR	0x4001180C	PE port output data register	0x00000000
R32_GPIOA_BSHR	0x40010810	PA port set/reset register	0x00000000
R32_GPIOB_BSHR	0x40010C10	PB port set/reset register	0x00000000
R32_GPIOC_BSHR	0x40011010	PC port set/reset register	0x00000000
R32_GPIOD_BSHR	0x40011410	PD port set/reset register	0x00000000
R32_GPIOE_BSHR	0x40011810	PE port set/reset register	0x00000000
R32_GPIOA_BCR	0x40010814	PA port reset register	0x00000000
R32_GPIOB_BCR	0x40010C14	PB port reset register	0x00000000
R32_GPIOC_BCR	0x40011014	PC port reset register	0x00000000
R32_GPIOD_BCR	0x40011414	PD port reset register	0x00000000
R32_GPIOE_BCR	0x40011814	PE port reset register	0x00000000
R32_GPIOA_LCKR	0x40010818	PA port lock configuration register	0x00000000
R32_GPIOB_LCKR	0x40010C18	PB port lock configuration register	0x00000000
R32_GPIOC_LCKR	0x40011018	PC port lock configuration register	0x00000000
R32_GPIOD_LCKR	0x40011418	PD port lock configuration register	0x00000000
R32_GPIOE_LCKR	0x40011818	PE port lock configuration register	0x00000000

# 10.3.1.1 GPIO configuration register low bit (GPIOx\_CFGLR) (x=A/B/C/D/E)

Offset address: 0x00

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
CN	CNF7[1:0] MOD		E7[1:0]	CNF6[1:0]		MOD	MODE6[1:0 ]		CNF5[1:0]		MODE5[1:0 ]		CNF4[1:0]		MODE4[1:0]	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
CN	CNF3[1:0]		E3[1:0]	CNF	2[1:0]	MODE2[1:0 ]		CNF1[1:0]		MODE1[1:0 ]		CNF0[1:0]		MODI	E0[1:0]	

Bit	Name	Access	Description	Reset value
[31:30]			(y=0-7), the configuration bit of port x; configure	
[27:26]			the corresponding port through these bits.	
[23:22]	CNFy	RW	Input mode (MODE=00b):	01b
[19:18]			00: Analog input mode;	
[15:14]			01: Floating input mode;	

107

[11:10]			10: Mode with pull-up and pull-down	
[7:6]			11: Reserved.	
[3:2]			Output mode (MODE>00b):	
			00: General push-pull output mode;	
			01: General open-drain output mode;	
			10: Alternate function push-pull output mode;	
			11: Alternate function open-drain output mode.	
[29:28]				
[25:24]			(y=0-7), port x mode selection, configure the	
[21:20]			corresponding port through these bits.	
[17:16]	MODEN	RW	00: Input mode;	0
[13:12]	MODEy R		01: Output mode, maximum speed: 10MHz;	0
[9:8]			10: Output mode, maximum speed: 2MHz;	
[5:4]			11: Output mode, maximum speed: 50MHz;	
[1:0]				

# 10.3.1.2 GPIO configuration register high bit (GPIOx\_CFGHR) (x=A/B/C/D/E)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
CNF1	CNF15[1:0]		MODE15[1:0] CNF14[1:0]		MODE	14[1:0]	CNF13[1:0]		MODE13[1:0]		CNF12[1:0]		MODE12[1:0]		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CNF11[1:0]		MOD	E11[1:0]	CNF1	0[1:0]	MODE10[1:0]		CNF9[1:0]		MODE9[1:0]		CNF	8[1:0]	MODI	E8[1:0]

Bit	Name	Access	Description	Reset value
[31:30] [27:26] [23:22] [19:18] [15:14] [11:10] [7:6] [3:2]	CNFy	RW	<ul> <li>(y=8-15), the configuration bit of port x; configure the corresponding port through these bits.</li> <li>Input mode (MODE=00b):</li> <li>00: Analog input mode;</li> <li>01: Floating input mode;</li> <li>10: Mode with pull-up and pull-down</li> <li>11: Reserved.</li> <li>Output mode (MODE&gt;00b):</li> <li>00: General push-pull output mode;</li> <li>01: General open-drain output mode;</li> <li>10: Alternate function push-pull output mode;</li> <li>11: Alternate function open-drain output mode.</li> </ul>	
[29:28] [25:24] [21:20] [17:16] [13:12] [9:8] [5:4] [1:0]	MODEy	RW	<ul> <li>(y=8-15), the configuration mode of port x; configure the corresponding port through these bits.</li> <li>00: Input mode;</li> <li>01: Output mode, maximum speed: 10MHz;</li> <li>10: Output mode, maximum speed: 2MHz;</li> <li>11: Output mode, maximum speed: 50MHz;</li> </ul>	

	Offset a	address	: 0x08												
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Reserved														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	IDR1	IDR1	IDD 1	IDD 1	IDR1										

	Bit	Name         Access         Description							
[	31:16]	Reserved	RO	Reserved	0				
	[15:0]	IDRy	RO	(y=0-15),port input data. These bits are read-only and can only be read in 16-bit form. The read value represents the high/low status of the corresponding bit.	v				

## 10.3.1.4 Port output register (GPIOx\_OUTDR) (x=A/B/C/D/E)

Offset address: 0x0C

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-		-		-	-	Rese	erved	-	-	-	-	_	-	_
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ODR1 5	ODR1 4	ODR1 3	ODR1 2	ODR1 1	ODR1 0	ODR9	ODR8	ODR7	ODR6	ODR5	ODR4	ODR3	ODR2	ODR1	ODR0

Bit	Name	Access	ccess Description					
[31:16]	Reserved	RO	Reserved	0				
[15:0]	ODRy	RW	(y=0-15), port output data. These bits can only be operated in form of 16 bits. The IO port outputs the value of these registers externally.					

# 10.3.1.5 Port set/reset register (GPIOx\_BSHR) (x=A/B/C/D/E)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
BR15	BR14	BR13	BR12	BR11	BR10	BR9	BR8	BR7	BR6	BR5	BR4	BR3	BR2	BR1	BR0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BS15	BS14	BS13	BS12	BS11	BS10	BS9	BS8	BS7	BS6	BS5	BS4	BS3	BS2	BS1	BS0

Bit	Name	Access	Description	Reset value
[31:16]	BRy	WO	(y=0-15), setting these bits will clear the corresponding OUTDR bits, and writing 0 has no effect. These bits can only be accessed in form of 16 bits. If the BR and BS bits are set at the same time, the BS bit takes effect.	0

[15:0]	BSy	(y=0-15), setting these bits will set the corresponding OUTDR bits, and writing 0 has no effect. These bits can only be accessed in form of 16 bits. If the BP and BS bits are set at the same	0
		16 bits. If the BR and BS bits are set at the same time, the BS bit takes effect.	

## 10.3.1.6 Port reset register (GPIOx\_BCR) (x=A/B/C/D/E)

Offset address: 0x14

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-															

Bit	Name	Access	Description	Reset value
[31:16]	Reserved	RO	Reserved	0
[15:0]	BRy	WO	(y=0-15), setting these bits will clear the corresponding OUTDR bits, and writing 0 has no effect. These bits can only be accessed in form of 16 bits.	0

# 10.3.1.7 Configuration lock register (GPIOx\_LCKR) (x=A/B/C/D/E)

3	1	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Reserved												LCKK			
1	5	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
LC	K1 5	LCK1 4	LCK1 3	LCK1 2	LCK1 1	LCK1 0	LCK9	LCK8	LCK7	LCK6	LCK5	LCK4	LCK3	LCK2	LCK1	LCK0

Bit	Name	Access	Description	Reset value
[31:17]	Reserved	RO	Reserved	0
16	LCKK	RW	Lock key. It can be locked by writing in a specific sequence, but it can be read out at any time. When it is read as 0, it means that it is unlocked. When it is read as 1, it means that it is locked. The write sequence of the lock key is: write 1-write 0-write 1-read 0-read 1. The last step is not necessary, but can be used to check whether the lock key has been activated. When the sequence is written, any error will not lock the activation. When the sequence is written, the value of LCK[15:0] cannot be changed. After the lock takes effect, the port configuration can be only changed after the next reset.	0

111

[15:0]	LCKy	RW	(y=0-15), when these bits are 1, it means that the configuration of the corresponding port is locked. These bits can only be changed before the LCKK is unlocked. The locked configuration refers to the configuration registers GPIOx_CFGLR and GPIOx_CFGHR.	0
--------	------	----	---	---

*Note: After the LOCK sequence is performed on the corresponding port bit, the configuration of the port bit cannot be changed until the next system reset.* 

#### 10.3.2 AFIO registers

Unless otherwise specified, the AFIO registers must be operated in words (operate these registers in 32 bits).

Name	Access address	Description	Reset value
R32_AFIO_ECR	0x40010000	Event control register	0x00000000
R32_AFIO_PCFR1	0x40010004	Remap register1	0x00000000
R32_AFIO_EXTICR1	0x40010008	External interrupt configuration register1	0x00000000
R32_AFIO_EXTICR2	0x4001000C	External interrupt configuration register2	0x00000000
R32_AFIO_EXTICR3	0x40010010	External interrupt configuration register3	0x00000000
R32_AFIO_EXTICR4	0x40010014	External interrupt configuration register4	0x00000000
R32_AFIO_PCFR2	0x4001001C	Remap register2	0x00000000

T 11	10 10	A ETO	1 / 1	• ,
Table	10-16	AFIO	related	registers

#### 10.3.2.1 Event control register (AFIO\_ECR)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Reserved														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved						EVO E	PO	ORT[2:	0]		PIN	[3:0]			

Bit	Name	Access	Description	Reset value
[31:8]	Reserved	RO	Reserved	0
7	EVOE	RW	Event output enable bit. By setting this bit, the EVENTOUT of core is connected to the selected IO ports of PORT and PIN.	
[6:4]	PORT		Used to select the port of core output EVENTOUT: 000: PA port; 001: PB port; 010: PC port; 011: PD port; Others: Reserved.	0
[3:0]	PIN	RW	The value of these bits is used to determine the number of the pin that selects the core EVENTOUT to the port. Values 0-15 correspond to pins 0-15 of the PX selected in PORT.	0

	Offset a	addres	s: 0x04	ļ											
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reser ved	PTP PPSP _RM	TIM2 ITRA _RM		Reser ved	SW	/CFG[2	2:0]	MII RMĪĪ SĒL	CAN 2_RM	ETH RM	ADC 2_ET RGR EG R M	ADC 2 ET RGIN J_RM	ADC 1_ET RGR EG R M	ADC 1 ET RGIN J	TIM5 CH4_ RM
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PD01 RM	CANF 0		TIM4 _RM	TIM3R ]	M[1:0	TIM2R	.M[1:0]	TIM1R	.M[1:0]		<b>F3RM</b> [1 0]	USAR T2 RM	USAR T1 RM	I2C1 RM	SPI1 RM

Bit	Name	Access	Description	Reset value
31	Reserved	RO	Reserved	0
30	PTP_PPSP_RM	RW	Ethernet PTP PPS remap 0: PTP PPS not output to the PB5 pin; 1: PTP PPS output to the PB5 pin.	0
29	TIM2ITRA_RM	RW	<ul> <li>TIM2 internal trigger1 remap</li> <li>0: Internally connect TIM2_ITR1 to Ethernet</li> <li>PTP output;</li> <li>1: Internally connect TIM2_ITR1 to SOF output</li> <li>of full-speed USB OTG.</li> </ul>	0
28	SPI3_RM	RW	<ul> <li>SPI3 remap</li> <li>0: Default map (NSS/PA15, SCK/PB3, MSIO/PB4, MOSI/PB5);</li> <li>1: Remap (NSS/PA4, SCK/PC10, MSIO/PC11, MOSI/PC12).</li> </ul>	0
31	Reserved	RO	Reserved	0
[26:24]	SWCFG	WO	These bits are used to configure the IO port with SW function and tracking function. SWD (RVSWD) is a debugging interface to access the core. After the system is reset, it is always used as the SWD port. 0xx: SWD enabled (RVSWD); 100: SWD disabled (RVSWD), served as GPIO; Other: Invalid.	
23	MII_RMII_SEL	RW	MII or RMII selection. Configure the internal Ethernet MAC to use the external transceiver with MII interface or RMII interface (PHY). 0: Configure the Ethernet MAC to use the external transceiver with MII interface (PHY); 1: Configure the Ethernet MAC to use the external transceiver with RMII interface (PHY).	0
22	CAN2RM	RW	CAN2 remap bit. 0: Default map (CAN2_RX/PB12, CAN2_TX/PB13); 1: Remap (CAN2_RX/PB5, CAN2_TX/PB6).	0

#### 113

21	ETHRM	RW	Ethernet remap bit. 0: Default map (RX_DV-CRS_DV/PA7, RXD0/PC4, RXD1/PC5, RXD2/PB0, RXD3/PB1); 1: Remap (RX_DV-CRS_DV/PD8, RXD0/PD9, RXD1/PD10, RXD2/PD11, RXD3/PD12)	0
20	ADC2_ETRGREG_ RM	RW	<ul> <li>Remap bit of ADC1 external trigger regular conversion.</li> <li>0: ADC1 external trigger regular conversion EXTI11;</li> <li>1: ADC1 external trigger regular conversion TIM8_TRGO.</li> </ul>	0
9	ADC2_ETRGINJ_R M	RW	<ul> <li>Remap bit of ADC2 external trigger injection conversion</li> <li>0: ADC2 external trigger injection conversion to EXTI15;</li> <li>1: ADC2 external trigger injection conversion to TIM8_CH4.</li> </ul>	0
18	ADC1_ETRGREG_ RM	RW	<ul> <li>Remap bit of ADC1 external trigger regular conversion</li> <li>0: ADC1 external trigger regular conversion to EXTI11;</li> <li>1: ADC1 external trigger regular conversion to TIM8_TRGO.</li> </ul>	0
17	ADC1_ETRGINJ_R M	RW	Remap bit of ADC1 external trigger injection conversion 0: ADC1 external trigger injection conversion to EXTI15; 1: ADC1 external trigger injection conversion to TIM8_CH4.	0
16	TIM5CH4RM	RW	Remap of timer5 channel 0: Default map. Remapping of timer5 channel4; 1: Remap. Map timer5 channel4 to LSI internal clock.	0
15	PD01RM	RW	Remap bit of the PD0&PD1 pins. This bit can be read and written by the user. It controls whether the GPIO functions of PD0 and PD1 are remapped, i.e., PD0&PD1 is mapped to OSC_IN&OSC_OUT. When the main oscillator HSE is enabled (the system runs in the internal 8MHz RC oscillator), PD0 and PD1 can be mapped to OSC_IN and OSC_OUT pins. 0: The re-mapping of PD0 and PD1 is not conducted; 1: PD0 is mapped to OSC_IN, and PD1 is mapped to OSC_OUT.	0
[14:13]	CAN1RM	RW	CAN1alternate function remap bits, which can be	0

			read and written by the user. Control remapping of CAN_RX and CAN_TX: 00: CAN1_RX is mapped to PA11, and CAN1_TX is mapped to PA12; 10: CAN1_RX is mapped to PB8, and CAN1_TX is mapped to PB9; 01: Reserved; 11: CAN1_RX is mapped to PD0, and CAN1 TX is mapped to PD1.	
12	TIM4_RM	RW	Remap bit of timer4. This bit can be read and written by the user. It controls remapping of channel1 to channel4 of timer4: 0: Default map (CH1/PB6, CH2/PB7, CH3/PB8, CH4/PB9); 1: Remap (CH1/PD12, CH2/PD13, CH3/PD14, CH4/PD15).	0
[11:10]	TIM3RM	RW	Remap bits of timer3. These bits can be read and written by the user. It controls remapping of channel1 to channel4 of timer3: 00: Default map (CH1/PA6, CH2/PA7, CH3/PB0, CH4/PB1); 01: Reserved; 10: Partly map (CH1/PB4, CH2/PB5, CH3/PB0, CH4/PB1); 11: Fully map (CH1/PC6, CH2/PC7, CH3/PC8, CH4/PC9). <i>Note: Remapping does not affect TIM3_ETR on</i> <i>PD2.</i>	0
[9:8]	TIM2RM	RW	Remap bits of timer 2. These bits can be written and read by the user. It controls the mapping of channel1 to channel4 of timer2 and external trigger (ETR) on the GPIO port: 00: Default map (CH1/ETR/PA0, CH2/PA1, CH3/PA2, CH4/PA3); 01: Partly map (CH1/ETR/PA15, CH2/PB3, CH3/PA2, CH4/PA3); 10: Partly map (CH1/ETR/PA0, CH2/PA1, CH3/PB10, CH4/PB11); 11: Fully map (CH1/ETR/PA15, CH2/PB3, CH3/PB10, CH4/PB11).	0
[7:6]	TIM1RM	RW	Remap bit of timer 1. These bits can be written and read by the user. It controls the mapping of channel 1to channel4 of timer1, 1N to 3N, external trigger (ETR) and break input (BKIN) on the GPIO port: 00: Default map (ETR/PA12, CH1/PA8,	0

			CH2/PA9, CH3/PA10, CH4/PA11, BKIN/PB12, CH1N/PB13, CH2N/PB14, CH3N/PB15); 01: Partly map (ETR/PA12, CH1/PA8, CH2/PA9, CH3/PA10, CH4/PA11, BKIN/PA6, CH1N/PA7, CH2N/PB0, CH3N/PB1); 10: Reserved; 11: Fully map (ETR/PE7, CH1/PE9, CH2/PE11, CH3/PE13, CH4/PE14, BKIN/PE15, CH1N/PE8, CH2N/PE10, CH3N/PE12). USART3 remap bits. These bits can be read and written by the user. It controls the mapping of CTS, RTS, CK, TX and RX alternate functions of USART3 on the GPIO port:	
[5:4]	USART3RM	RW	<ul> <li>00: Default map (TX/PB10, RX/PB11, CK/PB12, CTS/PB13, RTS/PB14);</li> <li>01: Partly remap (TX/PC10, RX/PC11, CK/PC12, CTS/PB13, RTS/PB14);</li> <li>10: Reserved;</li> <li>11: Fully remap (TX/PD8, RX/PD9, CK/PD10, CTS/PD11, RTS/PD12).</li> <li>Note: CH32V20x_D6 and CH32F20x_D6 support only default map (00b).</li> </ul>	0
3	USART2RM	RW	Remap bit of USART2. This bit can be read and written by the user. It controls the mapping of CTS, RTS, CK, TX and RX alternate functions of USART2 on the GPIO port: 0: Default map (CTS/PA0, RTS/PA1, TX/PA2, RX/PA3, CK/PA4); 1: Remap (CTS/PD3, RTS/PD4, TX/PD5, RX/PD6, CK/PD7). Note: CH32V20x_D6 and CH32F20x_D6 support only default map (0b).	0
2	USART1RM	RW	<ul> <li>UART1 map configuration low bit (used with the bit26 (USART1RM1) in the AFIO_PCFR2 register).</li> <li>00: Default map (CK/PA8, TX/PA9, RX/PA10, CTS/PA11, RTS/PA12);</li> <li>01: Remap (CK/PA8, TX/PB6, RX/PB7, CTS/PA11, RTS/PA12);</li> <li>10: Remap (CK/PA10, TX/PB15, RX/PA8, CTS/PA5, RTS/PA9);</li> <li>11: Remap (CK/PA5, TX/PA6, RX/PA7, CTS/PC4, RTS/PC5).</li> <li>Note: CH32V20x_D6 and CH32F20x_D6 support only default map (00b) and remap (01b).</li> </ul>	0
1	I2C1RM	RW	Remap of I2C1. This bit can be read and written	0

			by the user. It controls the mapping of the SCL and SDA alternate functions of I2C1 at the GPIO port: 0: Default map (SCL/PB6, SDA/PB7); 1: Remap (SCL/PB8, SDA/PB9).	
0	SPI1RM	RW	<ul> <li>Remap of SPI1. This bit can be read and written by the user. It controls the mapping of NSS, SCK, MISO and MOSI alternate functions of SPI1 at the GPIO port:</li> <li>0: Default map (NSS/PA4, SCK/PA5, MISO/PA6, MOSI/PA7);</li> <li>1: Remap (NSS/PA15, SCK/PB3, MISO/PB4, MOSI/PB5).</li> </ul>	0

# 10.3.2.3 External interrupt configuration register1 (AFIO\_EXTICR1)

Offset address: 0x08

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Reserved														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	EXTI3[3:0] EXTI2[3:0]				EXTI1[3:0]			EXTI0[3:0]							

Bit	Name	Access	Description	Reset value
[31:16]	Reserved	RO	Reserved	0
[15:12] [11:8] [7:4] [3:0]	EXTIx	RW	(x=0-3), external interrupt input pin configuration bits. These bits are used to determine which port pin the external interrupt pin is mapped to: 0000: Pin x of the PA pin; 0001: Pin x of the PB pin; 0010: Pin x of the PC pin; 0011: Pin x of the PD pin; 0100: Pin x of the PE pin; Others: Reserved.	

## 10.3.2.4 External interrupt configuration register2 (AFIO\_EXTICR2)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Reserved														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	EXTI7[3:0] EXTI6[3:0]				EXTI5[3:0]			EXTI4[3:0]							

Bit	Name	Access	Description	Reset value
[31:16]	Reserved	RO	Reserved	0
[15:12] [11:8]	EXTIx	K W	(x=4-7), external interrupt input pin configuration bits, used to determine which port pin the	

[7:4]	external interrupt pin is mapped to:
[3:0]	0000: Pin x of the PA pin;
	0001: Pin x of the PB pin;
	0010: Pin x of the PC pin;
	0011: Pin x of the PD pin;
	0100: Pin x of the PE pin;
	Others: Reserved.

# 10.3.2.5 External interrupt configuration register3 (AFIO\_EXTICR3)

Offset address: 0x10

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Reserved														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	EXTI11[3:0] EXTI10[3:0]				EXTI9[3:0]			EXTI8[3:0]							

Bit	Name	Access	Description	Reset value
[31:16]	Reserved	RO	Reserved	0
[15:12] [11:8] [7:4] [3:0]	EXTIx	RW	<ul> <li>(x=8-11), external interrupt input pin configuration bits. These bits are used to determine which port pin the external interrupt pin is mapped to:</li> <li>0000: Pin x of the PA pin;</li> <li>0001: Pin x of the PB pin;</li> <li>0010: Pin x of the PC pin;</li> <li>0011: Pin x of the PD pin;</li> <li>0100: Pin x of the PE pin;</li> <li>0100: Pin x of the PE pin;</li> <li>0thers: Reserved.</li> </ul>	

# 10.3.2.6 External interrupt configuration register4 (AFIO\_EXTICR4)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Reserved														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	EXTI15[3:0]				EXTI	14[3:0]		EXTI13[3:0] E			EXTI	12[3:0]			

Bit	Name	Access	Description	Reset value
[31:16]	Reserved	RO	Reserved	0
[15:12] [11:8] [7:4] [3:0]	EXTIx	RW	(x=12-15), external interrupt input pin configuration bits. These bits are used to determine which port pin the external interrupt pin is mapped to: 0000: Pin x of the PA pin; 0001: Pin x of the PB pin; 0010: Pin x of the PC pin;	

	0011: Pin x of the PD pin;	
	0100: Pin x of the PE pin;	
	Others: Reserved.	

# **10.3.2.7 Remap register2 (AFIO\_PCFR2)** Offset address: 0x1C

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	R	Reserve	ed	-	USAR T1 R M2	UAI R	RT8_ M	UART	7_RM	UART	6_RM	UART	5_RM	UART4	4_RM
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	R	Reserve	ed		FSMC _NAD _V	F	Reserve	ed	TIMI	0_RM	TIM	P_RM	TIM8 RM	Reser	ved

Bit	Name	Access	Description	Reset value
[31:27]	Reserved	RO	Reserved	0
26	USART1_RM2	RW	UART1 map configuration high bit (used with the bit2 (USART1RM) in the AFIO_PCFR1 register). 00: Default map (CK/PA8, TX/PA9, RX/PA10, CTS/PA11, RTS/PA12); 01: Remap (CK/PA8, TX/PB6, RX/PB7, CTS/PA11, RTS/PA12); 10: Remap (CK/PA10, TX/PB15, RX/PA8, CTS/PA5, RTS/PA9); 11: Remap (CK/PA5, TX/PA6, RX/PA7, CTS/PC4, RTS/PC5). Note: CH32V20x_D6 and CH32F20x_D6 support only default map (00b) and remap (01b).	0
[25:24]	UART8_RM	RW	UART8 remap 00: Default map (TX/PC4, RX/PC5); 01: Remap (TX/PA14, RX/PA15); 1x: Remap (TX/PE14, RX/PE15).	00Ь
[23:22]	UART7_RM	RW	UART7 remap 00: Default map (TX/PC2, RX/PC3); 01: Remap (TX/PA6, RX/PA7); 1x: Remap (TX/PE12, RX/PE13).	00Ь
[21:20]	UART6_RM	RW	UART6 remap 00: Default map (TX/PC0, RX/PC1); 01: Remap (TX/PB8, RX/PB9); 1x: Remap (TX/PE10, RX/PE11).	00Ь
[19:18]	UART5_RM	RW	UART5 remap 00: Default map (TX/PC12, RX/PD2); 01: Remap (TX/PB4, RX/PB5); 1x: Remap (TX/PE8, RX/PE9).	00ь

[17:16]	UART4_RM	RW	UART4 remap 00: Default map (TX/PC10, RX/PC11); 01: Remap (TX/PB0, RX/PB1); 1x: Remap (TX/PE0, RX/PE1). <i>Note: Applied for CH32V30x_D8C,</i> <i>CH32V30x_D8, CH32V30x_D8W, CH32V20x_D8,</i> <i>CH32F20x_D8C, CH32F20x_D8 and</i> <i>CH32F20x_D8W.</i> x0: Default map (CK/PB2, TX/PB0, RX/PB1, CTS/PB3, RTS/PB4). x1: Remap (CK/PA6, TX/PA5, RX/PB5, CTS/PA7, RTS/PA15). <i>Note: Applied for CH32V20x_D6 and</i> <i>CH32F20x_D6.</i>	00Ъ
[15:11]	Reserved	RW	Reserved	0
10	FSMC_NADV	RW	FSMC_NADV remap 0: FSMC NADV is mapped to PB7; 1: FSMC NADV output disabled.	0
[9:7]	Reserved	RO	Reserved	0
[6:5]	TIM10_RM	RW	TIM10 remap bits 00: Default map (ETR/PC10, CH1/PB8, CH2/PB9, CH3/PC3, CH4/PC11, BKIN/PC12, CH1N/PA12, CH2N/PA13, CH3N/PA14); 01: Partly map (ETR/PB11, CH1/PB3, CH2/PB4, CH3/PB5, CH4/PC15, BKIN/PB10, CH1N/PA5, CH2N/PA6, CH3N/PA7); 1x: Fully map (ETR/PD0, CH1/PD1, CH2/PD3, CH3/PD5, CH4/PD7, BKIN/PE2, CH1N/PE3, CH2N/PE4, CH3N/PE5).	00Ь
[4:3]	TIM9_RM	RW	TIM9 remap bits 00: Default map (ETR/PA2, CH1/PA2, CH2/PA3, CH3/PA4, CH4/PC4, BKIN/PC5, CH1N/PC0, CH2N/PC1, CH3N/PC2); 01: Partly map (ETR/PA2, CH1/PA2, CH2/PA3, CH3/PA4, CH4/PC14, BKIN/PA1, CH1N/PB0, CH2N/PB1, CH3N/PB2); 1x: Fully map (ETR/PD9, CH1/PD9, CH2/PD11, CH3/PD13, CH4/PD15, BKIN/PD14, CH1N/PD8, CH2N/PD10, CH3N/PD12).	00Ъ
2	TIM8_RM	RW	TIM8 remap bit         0: Default map (ETR/PA0, CH1/PC6, CH2/PC7, CH3/PC8, CH4/PC9, BKIN/PA6, CH1N/PA7, CH2N/PB0, CH3N/PB1);         1: Remap (ETR/PA0, CH1/PB6, CH2/PB7, CH3/PB8, CH4/PC13, BKIN/PB9, CH1N/PA13, CH2N/PA14, CH3N/PA15);	0

# **Chapter 11 Direct Memory Access Control (DMA)**

#### This chapter applies to the whole family of CH32F2x, CH32V2x and CH32V3x.

Direct memory access controller (DMA) provides a high-speed data transmission method between peripheral and memory or between memories. Without CPU intervention, data can be moved quickly through DMA to save CPU resources for other operations.

Each channel of DMA controllers is dedicated to managing memory access requests from one or more peripherals. There is also an arbiter to coordinate the priority between the channels.

## 11.1 Main features

- Multiple independent configurable channels
- Each channel is directly connected to dedicated hardware DMA request, and supports software trigger
- Support cyclic buffer management
- The priority of requests between multiple channels can be set by software programming (highest, high, medium and low level). When the priority settings are equal, it is determined by the channel number (the lower the channel number, the higher the priority)
- Support transmission from peripheral to memory, memory to peripheral, and memory to memory
- Flash memory, SRAM, peripheral SRAM, APB1, APB2 and AHB peripherals can all be used as the sources and targets of access
- Number of programmable data transmission: 65535 at most

# **11.2 Functional description**

#### 11.2.1 DMA channel processing

#### 1) Arbitration priority

DMA requests generated by multiple independent channels are inputted to the DMA controller through logic or structure, and currently only a channel request is responded. The internal arbiter of the module selects the peripheral/memory access to be started according to the priority of the channel request.

In software management, the application program can independently configure the priority level for each channel by setting the PL[1:0] bits in the DMA\_CFGRx register, including 4 levels: the highest, high, medium, and low level. When the software setting levels between the channels are the same, the priority will be selected for the module according to the fixed hardware. The lower number of channel shall have the higher priority than the higher number.

#### 2) DMA configuration

When the DMA controller receives a request signal, it will access the requested peripheral or memory to establish data transmission between the peripheral or memory and the memory. Mainly including the 3 following operation steps:

- (1) Fetch data from the peripheral data register or the memory address indicated by the current peripheral/memory address register. The start address of the first transmission is the peripheral base address or memory address specified by the DMA\_PADDRx or DMA\_MADDRx register.
- (2) Save data to the peripheral data register or the memory address indicated by the current peripheral/memory address register. The initial address during the first transmission is the peripheral

base address or memory address specified by the DMA\_PADDRx or DMA\_MADDRx register.

(3) Perform a decrement operation of the value in the DMA\_CNTRx register, which indicates the number of unfinished transfer operations.

Each channel has 3 DMA data transfer modes:

- Peripheral to memory (MEM2MEM=0, DIR=0)
- Memory to peripheral (MEM2MEM=0, DIR=1)
- Memory to memory (MEM2MEM=1)

Note: The memory-to-memory mode does not require peripheral request signals. After this mode (MEM2MEM=1) is configured, the channel will be switched on (EN=1) to start data transmission. This mode does not support cycle mode.

The configuration process is as follows:

- (1) Set the initial address of the peripheral register or the memory data address in the memory-to-memory mode (MEM2MEM=1) in the DMA\_PADDRx register. When a DMA request occurs, this address will be the source or destination address of the data transmission.
- (2) Set the memory data address in the DMA\_MADDRx register. When a DMA request occurs, the transmitted data will be read from or written to this address.
- (3) Set the number of data to be transmitted in the DMA\_CNTRx register. After each data transmission, this value will decrease progressively.
- (4) Set the channel priority through the PL[1:0] bits in the DMA\_CFGRx register.
- (5) In the DMA\_CFGRx register, set the direction of data transmission, cycle mode, incremental mode of peripheral and memory, data width of peripheral and memory, transmission half completion, transmission completion, and transmission error interrupt enable bit,
- (6) Set the ENABLE bit in the DMA\_CCRx register to enable channel x.

Note: The control bits in DMA\_PADDRx/DMA\_MADDRx/DMA\_CNTRx register and DMA\_CFGRx register such as data transmission direction (DIR), cycle mode (location), peripheral and memory incremental mode (MINC/PINC) can only be configured and written in when the DMA channel is switched off.

#### 3) Cycle mode

Set the CIRC bit of the DMA\_CFGRx register to 1, to enable the cyclic mode function of the channel data transmission. In the cycle mode, when the number of data transmission becomes 0, the content of the DMA\_CNTRx register is automatically reloaded to its initial value, and the internal peripheral and memory address register is also reloaded to the initial address value set by the DMA\_PADDRx and DMA\_MADDRx registers, DMA operation continues until the channel or DMA mode is switched off.

#### 4) DMA processing status

- Transmission half completion: Set the HTIFx bit in the corresponding DMA\_INTFR register by the hardware. When the number of DMA transmission is reduced to less than half of the initial set value, the DMA transfer half completion flag is generated. If HTIE is set in the DMA\_CCRx register, an interrupt is generated. The hardware reminds the application program through this flag, and can prepare for a new round of data transmission.
- Transmission completion: Set the TCIFx bit in the corresponding DMA\_INTFR register by the hardware. When the number of DMA transmission is reduced to 0, a DMA transmission completion flag is generated. If TCIE is set in the DMA\_CCRx register, an interrupt is generated.

• Transmission error: Set the TEIFx bit in the corresponding DMA\_INTFR register by the hardware. Reading and writing a reserved address area results in a DMA transmission error. Meanwhile, the module hardware automatically clears the EN bit in the DMA\_CCRx register corresponding to the channel where the error is generated, and the channel is switched off. If TEIE is set in the DMA\_CCRx register, an interrupt is generated.

When the application program queries the status of the DMA channel, it firstly accesses the GIFx bit in the DMA\_INTFR register to determine which channel currently has a DMA event, and then process the specific DAM event content of the channel.

#### 11.2.2 Programmable data transmission total size/data bit width/alignment

The total size of data transmitted in every round of each channel of DMA is programmable, up to 65535 times. The DMA\_CNTRx register indicates the number of data to be transmitted. When EN=0, write the setting value. After the DMA transmission channel is switched on during EN=1, this register becomes read-only, and the value decreases progressively after each transmission.

The transmission data value of peripherals and memory supports the automatic increment function of the address pointer, and the pointer increment is programmable. The first transmitted data address accessed by them is stored in the DMA\_PADDRx and DMA\_MADDRx registers. By setting the PINC bit or MINC bit in the DMA\_CFGRx register to 1, the peripheral address auto-increment mode or memory address auto-increment mode can be enabled respectively. PSIZE[1: 0] bits are used to set the peripheral address fetch data size and address self-increase size, including 3 options: 8-bit, 16-bit, 32-bit. The specific data transfer method is as shown in the table below:

Source bit width	t bit data		Source: address/data	Target: address/data	Transfer operation			
8	8	4	0x00/B0 0x01/B1 0x02/B2 0x03/B3	0x00/B0 0x01/B1 0x02/B2 0x03/B3	• The increment of the source address is aligned with the data bit width set at the source end, and the value is equal to the source data bit			
8	16	4	0x00/B0 0x01/B1 0x02/B2 0x03/B3	0x00/00B0 0x02/00B1 0x04/00B2 0x06/00B3	<ul> <li>width</li> <li>The increment of the target address is aligned with the bit width of the target set data, and the value is</li> </ul>			
8	32	4	0x00/B0 0x01/B1 0x02/B2 0x03/B3	0x00/000000B0 0x04/000000B1 0x08/000000B2 0x0C/000000B3	<ul><li>equal to the bit width of the target data</li><li>Principle for transferring the data to the target end by DMA: In case</li></ul>			
16	8	4	0x00/B1B0 0x02/B3B2 0x04/B5B4 0x06/B7B6	0x00/B0 0x01/B2 0x02/B4 0x03/B6	of insufficient data size, supplement 0 at high bit. In case of data size overflow, the high bit is removed.			
16	16	4	0x00/B1B0 0x02/B3B2	0x00/B1B0 0x02/B3B2	• Data storage: Little-endian mode; low bytes are stored at the low			

Table 11-1 DMA transfer under different data bit width (PINC=MINC=
--

			0x04/B5B4	0x04/B5B4	address and high bytes are stored at
			0x06/B7B6	0x06/B7B6	high address
			0x00/B1B0	0x00/0000B1B0	
16	32	4	0x02/B3B2	0x04/0000B3B2	
10	52	4	0x04/B5B4	0x08/0000B5B4	
			0x06/B7B6	0x0C/0000B7B6	
			0x00/B3B2B1B0	0x00/B0	
32	8	4	0x04/B7B6B5B4	0x01/B4	
52	0	4	0x08/BBBAB9B8	0x02/B8	
			0x0C/BFBEBDBC	0x03/BC	
			0x00/B3B2B1B0	0x00/B1B0	
32	16	4	0x04/B7B6B5B4	0x02/B5B4	
52	10	4	0x08/BBBAB9B8	0x04/B9B8	
			0x0C/BFBEBDBC	0x06/BDBC	
			0x00/B3B2B1B0	0x00/B3B2B1B0	
32	32	4	0x04/B7B6B5B4	0x04/B7B6B5B4	
32	32	4	0x08/BBBAB9B8	0x08/BBBAB9B8	
			0x0C/BFBEBDBC	0x0C/BFBEBDBC	

#### 11.2.3 DMA request mapping

Qingke V4F MCUs (CH32V30x\_D8C and CH32V30x\_D8) and ARM <sup>®</sup> CortexTM-M3 MCUs (CH32F20x\_D8C and CH32F20x\_D8). The DMA controllers provide 18 channels, as DMA1 provides 7 channels and DMA2 provides 11 channels. Each channel corresponds to multiple peripheral requests. By setting the corresponding DMA control bit in the corresponding peripheral register, the DMA function of each peripheral can be switched on or off independently.




Figure 11-2 DMA1 request mapping




Table 11-3 DMA2 request mapping

Table 11-2 Peripheral mapping table of each DMA1 channel

Peripheral	Channel 1	Channel 2	Channel 3	Channel 4	Channel 5	Channel 6	Channel 7
ADC1	ADC1						
SPI1		SPI1_RX	SPI1_TX				
SPI/I2S2				SPI/I2S2_RX	SPI/I2S2_TX		
USART1				USART1_TX	USART1_RX		
USART2						USART2_RX	USART2_TX
USART3		USART3_TX	USART3_RX				
I2C1						I2C1_TX	I2C1_RX

127

I2C2				I2C2_TX	I2C2_RX		
				TIM1_CH4			
TIM1		TIM1_CH1	TIM1_CH2	TIM1_TRIG	TIM1_UP	TIM1_CH3	
				TIM1_COM			
TIM2	TIM2_CH3	TIM2_UP			TIM2 CH1		TIM2_CH2
111112							TIM2_CH4
TIM3		TIM3 CH3	TIM3_CH4			TIM3_CH1	
111/13			TIM3_UP			TIM3_TRIG	
TIM4	TIM4_CH1			TIM4_CH2	TIM4_CH3		TIM4_UP

Table 11-3 Peripheral mapping table of each DMA2 channel (I)

Peripheral	Channel 1	Channel 2	Channel 3	Channel 4	Channel 5	Channel 6	Channel 7
TIM5	TIM5_CH4 TIM5_TRIG	TIM5_CH3 TIM5_UP		TIM5_CH2	TIM5_CH1		
TIM6			TIM6_UP				
TIM7				TIM7_UP			
TIM8	TIM8_CH3 TIM8_UP	TIM8_CH4 TIM8_TRIG TIM8_COM	TIM8_CH1		TIM8_CH2		
TIM9						TIM9_UP	TIM9_CH1
TIM10						TIM10_CH4	TIM10_TRIG TIM10_COM
UART4			USART4_RX		UART4_TX		
UART5		USART5_RX		UART5_TX			
UART6						UART6_TX	UART6_RX
UART7							
UART8							
SPI/I2S3	SPI/I2S3_RX	SPI/I2S3_TX					
SDIO				SDIO			
DAC1			DAC1				
DAC2				DAC2			

Table 11-4 Peripheral mapping table of each DMA2 channel (II)

Peripheral	Channel 8	Channel 9	Channel 10	Channel 11
TIM5				
TIM6				
TIM7				
TIM8				
TIM9	TIM9 CH4	TIM9 CH2	TIM9_TRIG	TIM9 CH3
1111/19	111019_0114	111/19_012	TIM9_COM	111/19_CH5
TIM10	TIM10_CH1	TIM10_CH3	TIM10_CH2	TIM10_UP
UART4				
UART5				
UART6				
UART7	UART7_TX	UART7_RX		

UART8		UART8_TX	UART8_RX
SPI/I2S3			
SDIO			
DAC1			
DAC2			

Qingke V4B MCUs (CH32V20x\_D6) and ARM<sup>®</sup> Cortex<sup>TM</sup>-M3 MCUs (CH32F20x\_D6). The DMA controller provides 8 channels. Each channel corresponds to multiple peripheral requests. By setting the corresponding DMA control bit in the corresponding peripheral register, the DMA function of each peripheral can be switched on or off independently.

Peripheral	Channel 1	Channel 2	Channel 3	Channel 4	Channel 5	Channel 6	Channel 7	Channel 8
ADC1	ADC1							
SPI1		SPI1_RX	SPI1_TX					
SPI2				SPI2_RX	SPI2_TX			
USART1				USART1_TX	USART1_RX			
USART2						USART2_RX	USART2_TX	
USART3		USART3_TX	USART3_RX					
USART4	USART4_TX							USART4_RX
I2C1						I2C1_TX	I2C1_RX	
I2C2				I2C2_TX	I2C2_RX			
				TIM1_CH4				
TIM1		TIM1_CH1	TIM1_CH2	TIM1_TRIG	TIM1_UP	TIM1_CH3		
				TIM1_COM				
TIM2	TIM2_CH3	TIM2_UP			TIM2_CH1		TIM2_CH2	
111112		111112_01					TIM2_CH4	
TIM3		TIM3_CH3	TIM3_CH4			TIM3_CH1		
111115			TIM3_UP			TIM3_TRIG		
TIM4	TIM4_CH1			TIM4_CH2	TIM4_CH3		TIM4_UP	

Qingke V4C MCUs (CH32V20x\_D8W and CH32V20x\_D8) and ARM <sup>R</sup> Cortex<sup>TM</sup>-M3 MCUs (CH32F20x\_D8W). The DMA controller provides 8 channels. Each channel corresponds to multiple peripheral requests. By setting the corresponding DMA control bit in the corresponding peripheral register, the DMA function of each peripheral can be switched on or off independently.

Peripheral	Channel 1	Channel 2	Channel 3	Channel 4	Channel 5	Channel 6	Channel 7	Channel 8
ADC1	ADC1							
SPI1		SPI1_RX	SPI1_TX					
SPI2				SPI2_RX	SPI2_TX			
USART1				USART1_TX	USART1_RX			
USART2						USART2_RX	USART2_TX	
USART3		USART3_TX	USART3_RX					
USART4	USART4_TX							USART4_RX
I2C1						I2C1_TX	I2C1_RX	
I2C2				I2C2_TX	I2C2_RX			

TIM1		TIM1_CH1	TIM1_CH2	TIM1_CH4 TIM1_TRIG TIM1_COM	TIM1_UP	TIM1_CH3		
TIM2	TIM2_CH3	TIM2_UP			TIM2_CH1		TIM2_CH2	
							TIM2_CH4	
TIM3		TIM3 CH3	TIM3_CH4			TIM3_CH1		
111115		111115_0115	TIM3_UP			TIM3_TRIG		
TIM4	TIM4_CH1			TIM4_CH2	TIM4_CH3		TIM4_UP	
TIM5	TIM5 CU2		TIM5 CU2			TIM5 CII4	TIM5_CH1	TIM5 LID
111/15	TIM5_CH2		TIM5_CH3			TIM5_CH4	TIM5_TRIG	TIM5_UP

# 11.3 Register description

Name	Access address	Description	Reset value
R32_DMA1_INTFR	0x40020000	DMA1 interrupt flag register	0x00000000
R32_DMA1_INTFCR	0x40020004	DMA1 interrupt flag clear register	0x00000000
R32_DMA1_CFGR1	0x40020008	DMA1 channel1 configuration register	0x00000000
R32_DMA1_CNTR1	0x4002000C	DMA1 channel1 transferred data register	0x00000000
R32_DMA1_PADDR1	0x40020010	DMA1 channel1 peripheral address register	0x00000000
R32_DMA1_MADDR1	0x40020014	DMA1 channel1 memory address register	0x00000000
R32_DMA1_CFGR2	0x4002001C	DMA1 channel2 configuration register	0x00000000
R32_DMA1_CNTR2	0x40020020	DMA1 channel2 transferred data register	0x00000000
R32_DMA1_PADDR2	0x40020024	DMA1 channel2 peripheral address register	0x00000000
R32_DMA1_MADDR2	0x40020028	DMA1 channel2 memory address register	0x00000000
R32_DMA1_CFGR3	0x40020030	DMA1 channel3 configuration register	0x00000000
R32_DMA1_CNTR3	0x40020034	DMA1 channel3 transferred data register	0x00000000
R32_DMA1_PADDR3	0x40020038	DMA1 channel3 peripheral address register	0x00000000
R32_DMA1_MADDR3	0x4002003C	DMA1 channel3 memory address register	0x00000000
R32_DMA1_CFGR4	0x40020044	DMA1 channel4 configuration register	0x00000000
R32_DMA1_CNTR4	0x40020048	DMA1 channel4 transferred data register	0x00000000
R32_DMA1_PADDR4	0x4002004C	DMA1 channel4 peripheral address register	0x00000000
R32_DMA1_MADDR4	0x40020050	DMA1 channel4 memory address register	0x00000000
R32_DMA1_CFGR5	0x40020058	DMA1 channel5 configuration register	0x00000000
R32_DMA1_CNTR5	0x4002005C	DMA1 channel5 transferred data register	0x00000000
R32_DMA1_PADDR5	0x40020060	DMA1 channel5 peripheral address register	0x00000000
R32_DMA1_MADDR5	0x40020064	DMA1 channel5 memory address register	0x00000000
R32_DMA1_CFGR6	0x4002006C	DMA1 channel6 configuration register	0x00000000
R32_DMA1_CNTR6	0x40020070	DMA1 channel6 transferred data register	0x00000000
R32_DMA1_PADDR6	0x40020074	DMA1 channel6 peripheral address register	0x00000000
R32_DMA1_MADDR6	0x40020078	DMA1 channel6 memory address register	0x00000000
R32_DMA1_CFGR7	0x40020080	DMA1 channel7 configuration register	0x00000000
R32_DMA1_CNTR7	0x40020084	DMA1 channel7 transferred data register	0x00000000
R32_DMA1_PADDR7	0x40020088	DMA1 channel7 peripheral address register	0x00000000

R32_DMA1_MADDR7	0x4002008C	DMA1 channel7 memory address register	0x00000000
R32_DMA1_CFGR8	0x40020094	DMA1 channel8 configuration register	0x00000000
R32_DMA1_CNTR8	0x40020098	DMA1 channel8 transferred data register	0x00000000
R32_DMA1_PADDR8	0x4002009C	DMA1 channel8 peripheral address register	0x00000000
R32_DMA1_MADDR8	0x400200A0	DMA1 channel8 memory address register	0x00000000

# Table 11-6 DMA2 related registers

Name	Access address	Description	Reset value
R32_DMA2_INTFR	0x40020400	DMA2 interrupt flag register	0x00000000
R32_DMA2_INTFCR	0x40020404	DMA2 interrupt flag clear register	0x00000000
R32_DMA2_CFGR1	0x40020408	DMA2 channel1 configuration register	0x00000000
R32_DMA2_CNTR1	0x4002040C	DMA2 channel1 transferred data register	0x00000000
R32_DMA2_PADDR1	0x40020410	DMA2 channel1 peripheral address register	0x00000000
R32_DMA2_MADDR1	0x40020414	DMA2 channel1 memory address register	0x00000000
R32_DMA2_CFGR2	0x4002041C	DMA2 channel2 configuration register	0x00000000
R32_DMA2_CNTR2	0x40020420	DMA2 channel2 transferred data register	0x00000000
R32_DMA2_PADDR2	0x40020424	DMA2 channel2 peripheral address register	0x00000000
R32_DMA2_MADDR2	0x40020428	DMA2 channel2 memory address register	0x00000000
R32_DMA2_CFGR3	0x40020430	DMA2 channel3 configuration register	0x00000000
R32_DMA2_CNTR3	0x40020434	DMA2 channel3 transferred data register	0x00000000
R32_DMA2_PADDR3	0x40020438	DMA2 channel3 peripheral address register	0x00000000
R32_DMA2_MADDR3	0x4002043C	DMA2 channel3 memory address register	0x00000000
R32_DMA2_CFGR4	0x40020444	DMA2 channel4 configuration register	0x00000000
R32_DMA2_CNTR4	0x40020448	DMA2 channel4 transferred data register	0x00000000
R32_DMA2_PADDR4	0x4002044C	DMA2 channel4 peripheral address register	0x00000000
R32_DMA2_MADDR4	0x40020450	DMA2 channel4 memory address register	0x00000000
R32_DMA2_CFGR5	0x40020458	DMA2 channel5 configuration register	0x00000000
R32_DMA2_CNTR5	0x4002045C	DMA2 channel5 transferred data register	0x00000000
R32_DMA2_PADDR5	0x40020460	DMA2 channel5 peripheral address register	0x00000000
R32_DMA2_MADDR5	0x40020464	DMA2 channel5 memory address register	0x00000000
R32_DMA2_CFGR6	0x4002046C	DMA2 channel6 configuration register	0x00000000
R32_DMA2_CNTR6	0x40020470	DMA2 channel6 transferred data register	0x00000000
R32_DMA2_PADDR6	0x40020474	DMA2 channel6 peripheral address register	0x00000000
R32_DMA2_MADDR6	0x40020478	DMA2 channel6 memory address register	0x00000000
R32_DMA2_CFGR7	0x40020480	DMA2 channel7 configuration register	0x00000000
R32_DMA2_CNTR7	0x40020484	DMA2 channel7 transferred data register	0x00000000
R32_DMA2_PADDR7	0x40020488	DMA2 channel7 peripheral address register	0x00000000
R32_DMA2_MADDR7	0x4002048C	DMA2 channel7 memory address register	0x00000000
R32_DMA2_CFGR8	0x40020490	DMA2 channel8 configuration register	0x00000000
R32_DMA2_CNTR8	0x40020494	DMA2 channel8 transferred data register	0x00000000
R32_DMA2_PADDR8	0x40020498	DMA2 channel8 peripheral address register	0x00000000
R32_DMA2_MADDR8	0x4002049C	DMA2 channel8 memory address register	0x00000000
R32_DMA2_CFGR9	0x400204A0	DMA2 channel9 configuration register	0x00000000
R32_DMA2_CNTR9	0x400204A4	DMA2 channel9 transferred data register	0x00000000
R32_DMA2_PADDR9	0x400204A8	DMA2 channel9 peripheral address register	0x00000000

R32_DMA2_MADDR9	0x400204AC	DMA2 channel9 memory address register	0x00000000
R32_DMA2_CFGR10	0x400204B0	DMA2 channel10 configuration register	0x00000000
R32_DMA2_CNTR10	0x400204B4	DMA2 channel10 transferred data register	0x00000000
R32_DMA2_PADDR10	0x400204B8	DMA2 channel10 peripheral address register	0x00000000
R32_DMA2_MADDR10	0x400204BC	DMA2 channel10 memory address register	0x00000000
R32_DMA2_CFGR11	0x400204C0	DMA2 channel11 configuration register	0x00000000
R32_DMA2_CNTR11	0x400204C4	DMA2 channel11 transferred data register	0x00000000
R32_DMA2_PADDR11	0x400204C8	DMA2 channel11 peripheral address register	0x00000000
R32_DMA2_MADDR11	0x400204CC	DMA2 channel11 memory address register	0x00000000
R32_DMA2_EXTEM_INTFR	0x400204D0	DMA2 extend interrupt flag register	0x00000000
R32_DMA2_EXTEM_INTFCR	0x400204D4	DMA2 extend interrupt flag clear register	0x00000000

# **11.3.1 DMAx interrupt flag register (DMAx\_INTFR) (x=1/2)** Offset address: 0x04 + (x-1)\*0x400

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Rese	erved		TEIF 7	HTIF 7	TCIF 7	GIF7	TEIF 6	HTIF 6	TCIF 6	GIF6	TEIF 5	HTIF 5	TCIF 5	GIF5
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TEIF 4	HTIF 4	TCIF 4	GIF4	TEIF 3	HTIF 3	TCIF 3	GIF3	TEIF 2	HTIF 2	TCIF 2	GIF2	TEIF 1	HTIF 1	TCIF	GIF1

Bit	Name	Access	Description	Reset value
[31:28]	Reserved	RO	Reserved.	0
27/23/19/ 15/11/7/3	TEIFx	RO	Transmission error flag of channel x (x=1/2/3/4/5/6/7/8): 1: A transmission error occurred on channel x; 0: No transmission error occurred on channel x. Set by hardware, and write CTEIFx bit by software to clear this flag.	0
26/22/18/ 14/10/6/2	HTIFx	RO	Transmission half completion of channel x (x=1/2/3/4/5/6/7/8): 1: A transmission half completion event has occurred on channel x; 0: No transmission half completion event has occurred on channel x. Set by hardware, and write CHTIFx bit by software to clear this flag.	0
25/21/17/ 13/9/5/1	TCIFx	RO	Transmission completion flag of channel x (x=1/2/3/4/5/6/7/8): 1: A transmission completion event has occurred on channel x; 0: No transmission completion event has occurred on channel x. Set by hardware, and write CTCIFx bit by software to clear this flag.	0

24/20/16/ 12/8/4/0	GIFx	RO	<ul> <li>Global interrupt flag of channel x (x=1/2/3/4/5/6/7/8):</li> <li>1: TEIFx or HTIFx or TCIFx is generated on channel x;</li> <li>0: No TEIFx or HTIFx or TCIFx is generated on channel x.</li> <li>It is set by hardware, and write CGIFx bit by software to clear this flag.</li> </ul>	0
-----------------------	------	----	--	---

*Note: Channel8 is applied for CH32V20x\_D8, CH32V20x\_D8W, CH32F20x\_D8W, CH32F20x\_D6 and CH32V20x\_D6.* 

## 11.3.2 DMAx interrupt flag clear register (DMAx\_INTFCR) (x=1/2)

Offset address: 0x04 + (x-1)\*0x400

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Rese	erved		CTEIF 7	CHTIF 7	CTCIF 7	CGIF 7	CTEIF 6	CHTIF 6	CTCIF 6	CGIF 6	CTEIF 5	CHTIF 5	CTCIF 5	CGIF 5
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CTEIF 4	CHTIF 4	CTCIF 4	CGIF 4	CTEIF 3	CHTIF 3	CTCIF	CGIF 3	CTEIF 2	CHTIF 2	CTCIF 2	CGIF 2	CTEIF	CHTIF 1	CTCIF	CGIF

Bit	Name	Access	Description	Reset value
[31:28]	Reserved	RO	Reserved.	0
27/23/19/ 15/11/7/3	CTEIFx	WO	Clear the transmission error flag of channel x (x=1/2/3/4/5/6/7/8): 1: Clear the TEIFx flag in the DMA_INTFR register; 0: No effect.	0
26/22/18/ 14/10/6/2	CHTIFx	WO	Clear the transmission half completion of channel x (x=1/2/3/4/5/6/7/8): 1: Clear the HTIFx flag in the DMA_INTFR register; 0: No effect.	0
25/21/17/ 13/9/5/1	CTCIFx	WO	Clear the transmission completion flag of channel x (x=1/2/3/4/5/6/7/8): 1: Clear the TCIFx flag in the DMA_INTFR register; 0: No effect.	0
24/20/16/ 12/8/4/0	CGIFx	WO	Clear the global interrupt flag of channel x (x=1/2/3/4/5/6/7/8): 1: Clear the TEIFx/HTIFx/TCIFx/ GIFx flag in the DMA_INTFR register; 0: No effect.	0

*Note:* Channel8 is applied for CH32V20x\_D8, CH32V20x\_D8W, CH32F20x\_D8W, CH32F20x\_D6 and CH32V20x\_D6.

# 11.3.3 DMAy channels configuration register (DMAy\_CFGRs) (x=1/2/3/4/5/6/7/8, y=0/1)

Offset address: 0x08 + (x-1)\*20 + (y-1)\*0x400

CH32FV2x\_V3x Reference Manual

133

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
				-	-	-	Rese	erved	-	-	-	-	-	-	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reser ved	MEM 2 MEM	PL	[1:0]	MSIZ	E[1:0]	PSIZ	E[1:0]	MIN C	PINC	CIRC	DIR	TEIE	HTIE	TCIE	EN

Bit	Name	Access	Description	Reset value
[31:15]	Reserved	RO	Reserved.	0
14	MEM2MEM	RW	Memory to memory mode enable: 1: Enable memory to memory mode; 0: Disable memory to memory mode.	0
[13:12]	PL	RW	Channel priority level setting:00: Low;01: Medium;10: High;11: Very high.	0
[11:10]	MSIZE	RW	Memory size setting: 00: 8 bits; 01: 16 bits; 10: 32 bits; 11: Reserved.	0
[9:8]	PSIZE	RW	Peripheral size setting:00: 8 bits;01: 16 bits;10: 32 bits;11: Reserved.	0
7	MINC	RW	Memory increment mode enable: 1: Enable memory increment mode; 0: Disable memory increment mode.	0
6	PINC	RW	Peripheral increment mode enable: 1: Enable peripheral increment mode; 0: Disable peripheral increment mode.	0
5	CIRC	RW	DMA channel circular mode enable: 1: Enable circular mode; 0: Disable circular mode.	0
4	DIR	RW	Data transfer direction: 1: Read from memory; 0: Read from peripheral.	0
3	TEIE	RW	Transfer error interrupt enable control: 1: Enable transfer error interrupt; 0: Disable transfer error interrupt.	0
2	HTIE	RW	Half transfer interrupt enable control: 1: Enable transmission half interrupt; 0: Disable transmission half interrupt.	0
1	TCIE	RW	Transfer complete interrupt enable control: 1: Enable transmission completion interrupt; 0: Disable transmission completion interrupt.	0
0	EN	RW	Channel enable control: 1: Channel enabled; 0: Channel disabled.	0

	When a DMA transmission error occurs, it will be cleared	
	to 0 automatically by hardware, and channel is disabled.	

*Note:* Channel8 is applied for CH32V20x\_D8, CH32V20x\_D8W, CH32F20x\_D8W, CH32F20x\_D6 and CH32V20x D6.

## 11.3.4 DMAy channels transferred data register (DMAy\_CNTRs) (x=1/2/3/4/5/6/7/8, y=0/1)

Offset address: 0x0C + (x-1)\*20 + (y-1)\*0x400

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-				-	-	NDT	[15:0]	-	-	-	_	-	_	-

Bit	Name	Access	Description	Reset value
[31:16]	Reserved	RO	Reserved.	0
[15:0]	NDT	RW	Number of data to transfer, range: 0-65535. This register can only be written when the channel is not working (EN=0 of DMA_CFGRx). After the channel is enabled, the register will become read-only, indicating the number of remaining data to transfer (the register content decreases progressively after each DMA transmission). When the channel is in the cyclic mode, the contents of the register will be automatically reloaded to the previously configured value.	0

Note: This register can only be changed when EN=0. When EN=1, it is a read-only register, indicating the current number of data to be transmitted. When the register content is 0, no data transmission occurs regardless of whether the channel is switched on or not. Channel8 is applied for CH32V20x\_D8, CH32V20x\_D8W, CH32F20x\_D6 and CH32V20x\_D6.

## 11.3.5 DMAy channelx peripheral address register (DMAy\_PADDRx) (x=1/2/3/4/5/6/7/8)

Offset address: 0x10 + (x-1)\*20 + (y-1)\*0x400

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

PA[31:0]

Bit	Name	Access	Description	Reset value
[31:0]	РА		Peripheral base address, as the source or destination address of peripheral data transmission. When PSIZE[1:0]='01' (16 bits), the module automatically ignores bit0, and the operation address is automatically 2 bytes aligned. When PSIZE[1:0]='10' (32 bits), the module automatically ignores bit[1:0], and the operation address is automatically 4 bytes aligned.	0

*Note: This register can only be changed when* EN=0, *and cannot be written when* EN=1. *Channel8 is applied for*  $CH32V20x_D8$ ,  $CH32V20x_D8W$ ,  $CH32F20x_D8W$ ,  $CH32F20x_D6$  and  $CH32V20x_D6$ .

# 11.3.6 DMAy channelx memory address register (DMAy\_MADDRx) (x=1/2/3/4/5/6/7/8)

Offset address: 0x14 + (x-1)\*20 + (y-1)\*0x400

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

#### MA[31:0]

Bit	Name	Access	Description	Reset value
[31:0]	МА	RW	Memory data address, as the source or target address of data transmission. When MSIZE[1:0]='01' (16 bits), the module automatically ignores bit0, and the operation address is automatically 2 bytes aligned. When MSIZE[1:0]='10' (32 bits), the module automatically ignores the [1:0] bits, and the operation address is automatically4 bytes aligned.	0

*Note:* This register can only be changed when EN=0, and cannot be written when EN=1. Channel8 is applied for CH32V20x\_D8, CH32V20x\_D8W, CH32F20x\_D8W, CH32F20x\_D6 and CH32V20x\_D6.

#### 11.3.7 DMA2 channels configuration register (DMA2\_CFGRs) (x=8/9/10/11)

Offset address: 0x490 + (x-8)\*16

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-			-	-	-	Rese	erved	-	-		-	-	-	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reser ved	MEM 2 MEM		[1:0]	MSIZ	E[1:0]	PSIZ	E[1:0]	MIN C	PINC	CIRC	DIR	TEIE	HTIE	TCIE	EN

Bit	Name	Access	Description	Reset value
[31:15]	Reserved	RO	Reserved	0
			Memory to memory mode enable:	
14	MEM2MEM	RW	1: Enable memory to memory mode;	0
			0: Disable memory to memory mode.	
			Channel priority level setting:	
[13:12]	PL	RW	00: Low; 01: Medium;	0
			10: High; 11: Very high.	
			Memory size setting:	
[11:10]	MSIZE	RW	00: 8 bits; 01: 16 bits;	0
			10: 32 bits; 11: Reserved.	
			Peripheral size setting:	
[9:8]	PSIZE	RW	00: 8 bits; 01: 16 bits;	0
			10: 32 bits; 11: Reserved.	
			Memory increment mode enable:	
7	MINC	RW	1: Enable memory increment mode;	0
			0: Disable memory increment mode.	

			Peripheral increment mode enable:	
6	PINC	RW	1: Enable peripheral increment mode;	0
0	I INC	IX W		0
			0: Disable peripheral increment mode.	
			DMA channel circular mode enable:	
5	CIRC	RW	1: Enable circular mode;	0
			0: Disable circular mode.	
			Data transfer direction:	
4	DIR	RW	1: Read from memory;	0
			0: Read from peripheral.	
			Transfer error interrupt enable control:	
3	TEIE	RW	1: Enable transfer error interrupt;	0
			0: Disable transfer error interrupt.	
			Half transfer interrupt enable control:	
2	HTIE	RW	1: Enable transmission half interrupt;	0
			0: Disable transmission half interrupt.	
			Transfer complete interrupt enable control:	
1	TCIE	RW	1: Enable transmission completion interrupt;	0
			0: Disable transmission completion interrupt.	
			Channel enable control:	
0	TENT	DW	1: Channel enabled; 0: Channel disabled.	0
0	EN	RW	When a DMA transmission error occurs, it is cleared to 0	0
			automatically by hardware, and channel is disabled.	

Note: Applied for CH32F20x\_D8, CH32F20x\_D8C, CH32V30x\_D8 and CH32V30x\_D8C.

# 11.3.8 DMA2 channels transferred data register (DMA2\_CNTRs) (x=8/9/10/11)

Offset address: 0x494 + (x-8)\*16

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Reserved														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	NDT[15:0]														

Bit	Name	Access	Description	Reset value
[31:16]	Reserved	RO	Reserved.	0
[15:0]	NDT		Number of data to transfer, range: 0-65535. This register can only be written when the channel is not working (EN of DMA_CFGRx =0). After the channel is enabled, the register will become read-only, indicating the number of remaining data to transfer (the register content decreases progressively after each DMA transmission). When the channel is in the cyclic mode, the contents of the register will be automatically reloaded to the previously configured value.	0

Note: This register can only be changed when EN=0. When EN=1, it is a read-only register, indicating the current number of data to be transmitted. When the register content is 0, no data transmission occurs

### 11.3.9 DMA2 channels peripheral address register (DMA2\_PADDRs) (x=8/9/10/11)

Offset address: 0x498 + (x-8)\*16

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

#### PA[31:0]

Bit	Name	Access	Description	Reset value
[31:0]	РА	RW	Peripheral base address, as the source or target address of peripheral data transmission. When PSIZE[1:0]='01' (16 bits), the module automatically ignores bit0, and the operation address is automatically 2 bytes aligned. When PSIZE[1:0]='10' (32 bits), the module automatically ignores bit[1:0], and the operation address is automatically 4 bytes aligned.	0

*Note: This register can only be changed when* EN=0*, and cannot be written when* EN=1*. Applied for*  $CH32F20x_D8$ *,*  $CH32F20x_D8C$ *,*  $CH32V30x_D8$  *and*  $CH32V30x_D8C$ *.* 

#### 11.3.10 DMA2 channels memory address register (DMA2 MADDRs) (x=8/9/10/11)

Offset address: 0x49C + (x-8)\*16

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

#### MA[31:0]

Bit	Name	Access	Description	Reset value
[31:0]	МА	RW	Memory data address, as the source or target address of data transmission. When MSIZE[1:0]='01' (16 bits), the module automatically ignores bit0, and the operation address is automatically 2 bytes aligned. When MSIZE[1:0]='10' (32 bits), the module automatically ignores bit[1:0], and the operation address is automatically 4 bytes aligned.	0

Note: This register can only be changed when EN=0, and cannot be written when EN=1. Applied for  $CH32F20x\_D8$ ,  $CH32F20x\_D8C$ ,  $CH32V30x\_D8$  and  $CH32V30x\_D8C$ .

## 11.3.11 DMA2 extend interrupt status register (DMA2\_EXTEM\_INTFR)

Offset address: 0x4D0

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Reserved														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TEIF 11	HTIF 11	TCIF 11	GIF 11	TEIF 10	HTIF 10	TCIF 10	GIF 10	TEIF 9	HTIF 9	TCIF 9	GIF 9	TEIF 8	HTIF 8	TCIF 8	GIF 8

137

http://wch.cn

Bit	Name	Access	Description	Reset value
[31:16]	Reserved	RO	Reserved	0
15/11/7/3	TEIFx	RO	Transfer error flag of channelx (x=8/9/10/11): 1: A transfer error occurred on channel x; 0: No transfer error occurred on channel x. Set by hardware, and write CTEIFx bit by software to clear this flag.	0
14/10/6/2	HTIFx	RO	<ul> <li>Transfer half completion flag of channelx (x=8/9/10/11):</li> <li>1: A transfer half completion event has occurred on channel x;</li> <li>0: No transfer half completion event has occurred on channel x.</li> <li>Set by hardware, and write CHTIFx bit by software to clear this flag.</li> </ul>	0
13/9/5/1	TCIFx	RO	Transfer completion flag of channelx (x=8/9/10/11): 1: A transfer completion event has occurred on channel x; 0: No transfer completion event has occurred on channel x. Set by hardware, and write CTCIFx bit by software to clear this flag.	0
12/8/4/0	GIFx	RO	<ul> <li>Global interrupt flag of channelx (x=8/9/10/11):</li> <li>1: TEIFx or HTIFx or TCIFx is generated on channel x;</li> <li>0: No TEIFx or HTIFx or TCIFx is generated on channel x.</li> <li>Set by hardware, and write CGIFx bit by software to clear this flag.</li> </ul>	0

Note: Applied for CH32F20x\_D8, CH32F20x\_D8C, CH32V30x\_D8 and CH32V30x\_D8C.

# **11.3.12 DMA2 extend interrupt flag clear register (DMA2\_EXTEM\_INTFCR)** Offset address: 0x4D4

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Reserved														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CTEIF 11	CHTIF 11	CTCIF 11	CGIF 11	CTEIF 10	CHTI F10	CTCIF 10	CGIF 10	CTEIF 9	CHTI F9	CTCIF 9	CGIF 9	CTEIF 8	CHTIF 8	CTCIF 8	CGIF 8

Bit	Name	Name Access Description		Reset value
[31:16]	Reserved	RO	Reserved	0
15/11/7/3	CTEIFx	WO	Clear the transmission error flag of channel x (x=8/9/10/11): 1: Clear the TEIFx flag in the DMA_INTFR register; 0: No effect.	0
14/10/6/2	CHTIFx	WO	Clear the transmission half completion of channel x	0

			(x=8/9/10/11):		
			1: Clear the HTIFx flag in the DMA_INTFR register;		
			0: No effect.		
		WO	Clear the transmission completion flag of channel x		
13/9/5/1	CTCIFx		(x=8/9/10/11):	0	
13/9/3/1			1: Clear the TCIFx flag in the DMA_INTFR register;	0	
			0: No effect.		
			Clear the global interrupt flag of channel x ( $x=8/9/10/11$ ):		
12/8/4/0	COLE	WO	1: Clear the TEIFx/HTIFx/TCIFx/ GIFx flag in the	0	
12/8/4/0	CGIFx		DMA_INTFR register;	0	
			0: No effect.		

*Note: Applied for CH32F20x\_D8, CH32F20x\_D8C, CH32V30x\_D8 and CH32V30x\_D8C.* 

# Chapter 12 Analog-to-digital Converter (ADC)


#### This chapter applies to the whole family of CH32F2x, CH32V2x and CH32V3x.


The ADC module contains 2 12-bit successive approximation analog-to-digital converters with a maximum input clock of 14MHz. It supports sampling sources of 16 external channels and 2 internal sources. It can be performed in single, continuous, automatic scan, discontinuous, external trigger and dual sample modes. The analog watchdog function can be used to monitor whether the channel voltage is within the threshold range.

# 12.1 Main features

- 12-bit resolution
- 16 external channels and 2 internal signal sources for sample
- Multiple sampling conversion modes for multiple channels: single, continuous, scan, trigger, discontinuous, etc.
- Data alignment mode: Left alignment, right alignment
- Sampling time can be programmed separately per channel
- Both regular conversion and injected conversion support external trigger
- Analog watchdog monitors the channel voltage, and has self-calibration function
- Dual mode
- ADC channel input range:  $0 \le V_{IN} \le V_{DDA}$
- Adjustable input gain, to implement small signal amplification and sampling

# 12.2.1 Module structure





## **12.2.2 ADC configuration**

## 1) Module power on

The ADON bit in the ADC\_CTLR2 register is 1, indicating that the ADC module is powered on. When the ADC module enters the power-on status (ADON=1) from the power-down mode (ADON=0), it needs to delay a period of time  $t_{STAB}$  as the module stabilization time. Afterwards, write the ADON bit as 1 again, to serve as the start signal for software to start ADC conversion. By clearing the ADON bit to 0, you can terminate the current conversion and place the ADC module in power-down mode. In this status, the ADC consumes almost no power.

#### 2) Sample clock

The register operation of the module is based on the PCLK2 (APB2 bus) clock. The clock reference ADCCLK of the conversion unit is synchronized with PCLK2. The frequency division is configured by ADCPRE[1:0] in the RCC\_CFGR0 register, and the maximum cannot exceed 14MHz.

#### 3) Channel configuration

The ADC module provides 18 channels of sampling sources, including 16 external channels and 2 internal channels. They can be configured into 2 conversion groups: regular group and injected group, in order to realize the group conversion formed by a series of conversions on any number of channels in any order.

Conversion group:

- Regular group: Composed of up to 16 conversions. The regular channels and their conversion sequence are set in the ADC\_RSQRx register. The total number of conversions in the regular group shall be written into RLEN[3:0] in the ADC\_RSQR1 register.
- Injected group: Composed of up to 4 conversions. The injected channels and their conversion sequence are set in the ADC\_ISQR register. The total number of conversions in the injected group shall be written into ILEN[1:0] in the ADC\_ISQR register.

*Note: If the ADC\_RSQRx or ADC\_ISQR register is changed during the conversion, the current conversion will be terminated, and a new start signal will be sent to the ADC to convert the newly selected group.* 

Two internal channels:

- Temperature sensor: Connect ADC\_IN16 channel to measure the temperature (TA) around the device.
- Internal reference voltage ( $V_{REFINT}$ ): Connect the ADC\_IN17 channel.

#### 4) Calibration

The ADC is provided with a built-in self-calibration mode. After the calibration link, the accuracy error caused by the change of the internal capacitor bank can be greatly reduced. During calibration, an error correction code is calculated on each capacitor to eliminate the error generated on each capacitor in the subsequent conversion.

Initialize the calibration register by writing the RSTCAL bit of the ADC\_CTLR2 register to 1. The initiation is completed when the RSTCAL hardware is cleared. Set the CAL bit to start the calibration function. Once the calibration is completed, the hardware will automatically clear the CAL bit and save the calibration code in ADC\_RDATAR. Then, the normal conversion function can be used. It is recommended to perform an ADC calibration when the ADC module is powered on.

*Note: Before starting calibration, you must ensure that the ADC module is in the power-on status (ADON=1) for more than 2 ADC clock cycles at least.* 

## 5) Programmable sample time

Several ADCCLK cycles are used to sample the input voltage. The number of sampling cycles of the channel can be changed by the SMPx[2:0] bits in the ADC\_SAMPTR1 and ADC\_SAMPTR2 registers. Each channel can be sampled at a different time.

The total conversion time is calculated as follows:

 $T_{CONV} = Sampling time + 12.5T_{ADCCLK}$ 

The regular channel conversion of ADC supports DMA function. The converted value of the regular channel is stored in the only data register ADC\_RDATAR. To prevent continuous conversion of multiple regular channels, the DMA function of ADC can be enabled for the data not timely removed in the ADC\_RDATAR register. The hardware will generate a DMA request when the conversion of the regular channel is completed (EOC bit is set), and transmit the converted data from the ADC\_RDATAR register to the destination address specified by the user.

After the channel configuration of the DMA controller module is completed, write the DMA bit of the ADC\_CTLR2 register to 1 to enable the DMA function of the ADC.

Note: The injected group conversion does not support DMA function.

## 6) Data alignment

The data storage alignment method after ADC conversion is selected for the ALIGN bit in the ADC\_CTLR2 register. 12-bit data supports left alignment and right alignment modes.

The data register ADC\_RDATAR of the regular group channel saves the actual converted 12-bit digital value; while the data register ADC\_IDATARx of the injected group channel is the value written after the actual converted data is subtracted from the defined offset of the ADC\_IOFRx register, the value may be positive or negative, so there will be a sign bit (SIGNB).

Figure 12-2 Data left alignmen	Figure	2 Data left alignment
--------------------------------	--------	-----------------------

Regul	Regular group data register														
D11	D10	D9	D8	D7	D6	D5	D4	D4	D2	D1	D0	0	0	0	0
Inject	Injected group data register														
SIGN	B D11	D10	) D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	0	0	0

#### Figure 12-3 Data right alignment

Regula	Regular group data register																
0	0	0	0	D11	D10	D9	D8	I	07	D6	D5	D4	D3	D	2	D1	D0
Injecte	Injected group data register																
SIGNB	SIG	NB	SIGNB	SIGN	IB I	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0

#### 12.2.3 External trigger source

The ADC conversion start event can be triggered by an external event. If the REXTTRI or IEXTTRIG bit in the ADC\_CTLR2 register is set, the conversion of the regular group or the injected group channel can be triggered by an external event, respectively. At this time, the configuration of the REXTSEL[2:0] and IEXTSEL[2:0] bits determines the external event source of the rule group and the injected group.

	66 6			
REXTSEL[2:0]	Trigger source	Туре		
000	CC1 event of timer1			
001	CC2 event of timer1			
010	CC3 event of timer1	Internal signal from on-chip		
011	CC2 event of timer2	timers		
100	TRGO event of timer3			
101	CC4 event of timer4			
110	EXTI line11/TIM8_TRGO	From external pin/internal timer		

Table 12-1 External trigger sources of regular group channel

		signal
111	RSWSTART bit set by software	Software control bit

IEXTSEL[2:0]	Trigger source	Туре		
000	TRGO event of timer1			
001	CC4 event of timer1			
010	TRGO event of timer2	Internal signal from on-chip timers		
011	CC1 event of timer2	internal signal nom on-emp time.		
100	CC4 event of timer3			
101	TRGO event of timer4			
110	EXTI line15/TIM8 CC4	From external pin/internal timer		
110	EATT INICIS/TIMI8_CC4	signal		
111	ISWSTART bit set to 1 by software	Software control bit		

# 12.2.4 Conversion mode

AD	C_CTLR	1 and ADC_CTLR2 r			
CONT	SCAN	RDISCEN/IDISCEN	IAUTO	Start event	ADC conversion mode
	0	0	0	ADON bit set to 1	Single single-channel mode: The single conversion is performed through a regular channel.
	0	0	0	External trigger mode	Single single-channel mode: A single conversion is performed through one of the regular channel or injected channel.
0	1	0	0	ADON bit set to 1 or external trigger mode	Single scan mode: Perform a single conversion on all selected regular group channels (ADC_RSQRx) or all injected group channels (ADC_ISQR) in sequence. Trigger injected mode: When the regular group channel is converted, all conversions of the injected group channel can be inserted, and then the regular group channel conversion is continued; but the regular group channel conversion is not inserted when injected group channel is converted.
			1	ADON bit set to 1 or external trigger mode	Single scan mode: Perform a single conversion on all selected regular group channels (ADC_RSQRx) or all injected group channels (ADC_ISQR) in sequence. Automatic injected mode: After regular group channel is converted, the injected group channel will be automatically converted. <i>Note: The external trigger signal injected</i>

 Table 12-3 Conversion mode combination

	0	1 (RDISCEN and IDISCEN cannot be 1 at the same time)	0	External trigger mode	into the channel is not allowed to appear during the conversion process. Single discontinuous mode: Whenever an event is started, a short sequence (the number defined by DISCNUM[2:0]) of channel number conversion will be performed, and the event will be restarted until the conversion of all selected channels is completed. Note: The mode control bits selected for the regular group and the injected group are IDISCEN and RDISCEN respectively. The discontinuous mode cannot be configured for the regular group and the injected group at the same time, and the discontinuous mode can only be used for single conversion.
			1	-	Disable such mode.
	1	1	Х	-	No such mode.
	0	0	0	ADON bit	Continuous single channel/scan mode: After
1	1	0	0	set to 1 or external trigger mode	each round, a new round of conversion will be repeated, and it can be terminated until CONT is cleared to 0.

Note: The external trigger event of regular group and injected group is different, and the 'ACON' bit can only start the channel conversion of the regular group, so the start event of the channel conversion of the regular group and the injected group is independent.

#### 1) Single single-channel conversion mode

In this mode, only one conversion is performed for the current channel. The first channel in the regular group or injected group is converted in this mode. It can be started up by setting the ADON bit in ADC\_CTLR2 register to 1 (only applicable to regular channel), or by an external trigger (applicable to regular channel or injected channel). Once the conversion of the selected channels is completed:

If a regular group channel is converted, the conversion data is saved in the 16-bit ADC\_RDATAR register, and the EOC flag is set. If the EOCIE bit is set, the ADC interrupt is triggered.

If the injected group channel is converted, the conversion data is stored in the 16-bit ADC\_IDATAR1 register, and the EOC and IEOC flags is set. If the IEOCIE or EOCIE bit is set, the ADC interrupt is triggered.

#### 2) Single scan mode conversion

Enter the ADC scan mode by setting the SCAN bit in the ADC\_CTLR1 register to 1. This mode is used to scan a group of analog channels, and perform a single conversion for all channels selected by ADC\_RSQRx register (for regular channels) or ADC\_ISQR (for injected channels) one by one. When the current channel conversion ends, the next channel in the same group is automatically converted.

In the scan mode, according to the status of the IAUTO bit, it is divided into trigger injected mode and automatic injected mode.

• Trigger injection

The IAUTO bit is 0. When a trigger event for the channel conversion of the injected group occurs during the scanning of the regular group of channel, the current conversion is reset, and the sequence of the injected channel is carried out in a single scan mode. After the scanning and conversion of all selected injected group channels are completed, the previous interrupted regular group channel conversion is restored.

If a regular channel start event occurs currently while scanning the injected group channel sequence, the injected group conversion is not interrupted, but the regular sequence conversion is executed after the injected sequence conversion is completed.

Note: When using triggered injected conversion, you must ensure that the interval of the trigger event is longer than the injected sequence. For example, the total conversion time to complete the injected sequence is 28 ADCCLKs, so the minimum event interval time for triggering the injected channel is 29 ADCCLKs.

#### • Automatic injection

The IAUTO bit is 1. After scanning all the channels selected by the regular group, the conversion of the channels selected by the injected group is automatically performed. This method can be used to convert up to 20 conversion sequences in the ADC RSQRx and ADC ISQR registers.

In this mode, the external trigger of the injected channel must be disabled (IEXTTRIG=0).

Note: For the ADC clock prescale factor ADCPRE[1:0]) 4 to 8, when switching from regular conversion to injected sequence or from injected conversion to regular sequence, 1 ADCCLK interval will be inserted automatically; when the ADC clock prescale factor is 2, there is a delay of 2 ADCCLK intervals.

#### 3) Single interval mode conversion

Enter the discontinuous mode of the regular group or injected group by setting either the RDISCEN or IDISCEN bit in the ADC\_CTLR1 register to 1. This mode differs from scanning a complete set of channels in scan mode, but divides a set of channels into multiple short sequences, and each external trigger event executes a short sequence of scan conversion.

The length of the short sequence n (n<=8) is defined by the DISCNUM[2:0] bits in the ADC\_CTLR1 register. When RDISCEN is 1, it is the discontinuous mode of the regular group. The total length to be converted is defined by the RLEN[3:0] bits in the ADC\_RSQR1 register. When IDISCEN is 1, it is the discontinuous mode of the injected group, and the total length to be converted is defined by the ILEN[1:0] bits in the ADC\_ISQR register. The regular group and injected group cannot be set to discontinuous mode at the same time.

Example of regular group discontinuous mode:

RDISCEN=1, DISCNUM[2:0]=3, RLEN[3:0]=8, channels to be converted=1, 3, 2, 5, 8, 4, 10, 6

For the first external trigger, conversion sequence: 1, 3, 2

For the second external trigger, conversion sequence: 5, 8, 4

For the third external trigger, conversion sequence: 10, 6, and the EOC event is generated in the meantime

For the fourth external trigger, conversion sequence: 1, 3, 2

Example of injected group discontinuous mode:

IDISCEN=1, DISCNUM[2:0]=1, ILEN[1:0]=3, channels to be converted=1, 3, 2

For the first external trigger, conversion sequence: 1

For the second external trigger, conversion sequence: 3

For the third external trigger, conversion sequence: 2, and the EOC and IEOC events are generated in the meantime

For the fourth external trigger, conversion sequence: 1

Note: 1. When switching a regular group or injected group in the discontinuous mode, it will not automatically start from the beginning after the conversion sequence ends. When all subgroups are converted, the next trigger event will start the conversion of the first subgroup.

2. Automatic injection (IAUTO=1) and intermittent mode cannot be used at the same time.

3. The discontinuous mode cannot be set for the regular group and the injected group at the same time, and the discontinuous mode can only be used for single conversion.


#### 4) Continuous conversion

Enter the ADC continuous conversion mode by setting the CONT bit in the ADC\_CTLR2 register to 1. In this mode, another conversion is started immediately after the previous ADC conversion is completed. The conversion will not stop on the last channel of the selected group, but will continue from the first channel of the selected group again.

Startup events include external trigger events and ADON bit set to 1. Based on several conversion methods in the previous single mode, it also includes continuous single-channel conversion and continuous scan mode (trigger injection or automatic injection) conversion.

#### 12.2.5 Analog watchdog

If the analog voltage converted by the ADC is lower than the low threshold or higher than the high threshold, the AWD analog watchdog status bit will be set. The threshold setting is located in the low 12 active bits in the ADC\_WDHTR and ADC\_WDLTR registers. By setting the AWDIE bit in the ADC\_CTLR1 register, the corresponding interrupt is allowed to be generated.



Configure the AWDSGL, RAWDEN, IAWDEN and AWDCH[4:0] bits in the ADC\_CTLR1 register to select the channel for analog watchdog vigilance. The specific relationship is shown in the following table:

Analog watchdog	ADC_CTLR1register control bit								
vigilance channel	AWDSGL	RAWDEN	IAWDEN	AWDCH[4:0]					
Non-vigilance	Ignore	0	0	Ignore					
All injected channels	0	0	1	Ignore					
All regular channels	0	1	0	Ignore					

Tab	le 1	2-4	Ana	log	Wate:	hdog	C	hannel	Se	lection

All injected and regular channels	0	1	1	Ignore
Single injected channel	1	0	1	Determine channel No.
Single regular channel	1	1	0	Determine channel No.
Single injected and regular channel	1	1	1	Determine channel No.

## 12.2.6 Temperature sensor

The module has a built-in temperature sensor, which is connected to the ADC\_INT16 channel. The voltage output by the sensor is converted into a digital value through the ADC to feed back the surrounding temperature of the device. The recommended sampling time is 17.1us. The output voltage of the temperature sensor changes linearly with temperature. Due to production differences, the slope and offset of the linear change curve are different. Therefore, the internal temperature sensor is more suitable for detecting temperature changes, rather than measuring absolute temperature. If you need to measure accurate temperature, you shall use an external temperature sensor.

By setting the TSVREFE bit in the ADC\_CTLR2 register to 1, wake up the ADC internal sampling channel. The ADC temperature sensor channel conversion is started up by the software or external trigger to read the data results (mV). The conversion formula of digital value and temperature (°C) is as follows:

Temperature (°C) =  $((V_{SENSE}-V_{25})/Avg_Slope)+25$ 

V25: The voltage value of the temperature sensor at 25°C

Avg\_Slope: Average slope of temperature and V\_{SENSE} curve (mV/°C)

Refer to the actual values of V<sub>25</sub> and Avg Slope in the electrical characteristics chapter of this manual.

Note: A setup time is required for the internal temperature sensor power-on (TSVREFE bit is changed to 1 from 0) and a setup time is also required for ADC module power-on (ADON bit is changed to 1 from 0), so in order to shorten the waiting time, you can set ADON and TSVREFE bits at the same time.

## 12.2.7 Dual ADC mode

In devices with 2 ADC modules, the 2 ADC modules can be used together to implement dual ADC mode. In dual ADC mode, ADC1 is the master ADC, and ADC2 is the slave ADC. The conversion is triggered alternately or simultaneously, depending on the mode selected by the DAULMODE[3:0] bits in the ADC1\_CTLR1 register

Note: In dual ADC mode, when configuring conversion to be triggered by an external event, the external triggers must be enabled on both master and slave ADCs and the user must set the corresponding trigger for the master ADC and set a software trigger for the slave ADC, to prevent spurious triggers to start unwanted slave conversion.


The following modes can be implemented:

- Independent mode
- Injected simultaneous mode
- Regular simultaneous mode
- Fast interleaved mode
- Slow interleaved mode

- Alternate trigger mode
- Regular simultaneous mode + Injected simultaneous mode
- Regular simultaneous mode + Alternate trigger mode
- Injected simultaneous mode + Fast interleaved mode
- Injected simultaneous mode + Slow interleaved mode

*Note: 1. In dual ADC mode, the DMA bit must be enabled, to read the slave converted data on the master data register.* 

2. Only ADC1 has DMA function. the ADC2 converted data only can be transferred by DMA of ADC1 in dual ADC mode.





## 1) Independent mode

In independent mode, the dual ADC modules do not work synchronously, and each ADC works independently.

#### 2) Injected simultaneous mode

This mode converts an injected channel group. By setting the IEXTSEL[2:0] bits in the ADC1\_CTLR1 register, the trigger source can be selected. And a simultaneous trigger is provided to ADC2. After conversion, the converted data is stored in the ADC\_IDATARx registers of each ADC. If an ADC interrupt is enabled, an IEOC interrupt is generated after conversion.





Figure 12-6 Injected simultaneous mode on 4 channels


Note: 1. Do not convert the same channel on the 2 ADCs.

2. In simultaneous mode, to ensure that the conversion of the 2 groups can be completed each time, the conversion groups of ADC1 and ADC2 should have the same time, or the time of the longer conversion group is less than the trigger time interval.

#### 3) Regular simultaneous mode

This mode is performed on a regular channel group. By setting the REXTSEL[2:0] bits in the ADC1\_CTLR1 register, the trigger source can be selected. And a simultaneous trigger is provided to ADC2. After conversion, a 32-bit DMA transfer request is generated, which transfers the data in the ADC1\_RDATAR register to SRAM, and the high 16 bits contain the ADC2 converted data, the low 16 bits contain the ADC1 converted data. If an ADC interrupt is enabled, an EOC interrupt is generated.





Note: 1. Do not convert the same channel on ADC1 and ADC2;

2. In simultaneous mode, to ensure that the conversion of the 2 groups can be completed each time, the conversion groups of ADC1 and ADC2 should have the same time, or the time of the longer conversion group is less than the trigger time interval.

#### 4) Fast interleaved mode

This mode only applies to a regular channel (usually only one channel). By setting the REXTSEL[2:0] bits in the ADC1\_CTLR1 register, the trigger source can be selected. After a trigger occurs, ADC2 starts conversion immediately, while ADC1 starts conversion after a delay of 7 ADC clock cycles. If both ADC1 and ADC2 enable continuous mode (the CONT bit is set), continuous interleaved conversion is performed on regular channel. If an interrupt is enabled, ADC1 generates an EOC interrupt. If both ADC1 and ADC2 enable DMA, a 32-bit DMA transfer request is generated, which transfers the data in the ADC1\_RDATAR register to SRAM, and the high 16 bits contain the ADC2 converted data, the low 16 bits contain the ADC1 converted data.






Figure 12-8 Fast interleaved mode on 1 channel in continuous conversion mode

*Note: The sampling time should be less than 7 ADC clock cycles, to avoid the overlap between ADC1 and ADC2 sampling phases in the event that they convert the same channel.* 

#### 5) Slow interleaved mode

This mode only applies to a regular channel (only one channel). By setting the REXTSEL[2:0] bits in the ADC1\_CTLR1 register, the trigger source can be selected. After a trigger occurs, ADC2 starts conversion immediately, while ADC1 starts conversion after a delay of 14 ADC clock cycles, and ADC2 starts again after a second delay of 14 ADC clock cycles, and so on. If an interrupt is enabled, ADC1 generates an EOC interrupt. If both ADC1 and ADC2 enable DMA, a 32-bit DMA transfer request is generated, which transfers the data in the ADC1\_RDATAR register to SRAM, and the high 16 bits contain the ADC2 converted data, the low 16 bits contain the ADC1 converted data.





*Note: 1. The sampling time should be less than 14 ADC clock cycles, to avoid an overlap with the next conversion;* 

2. After 28 ADC clock cycles, a new ADC2 start is generated automatically;

3. The CONT bit can not be set.

#### 6) Alternate trigger mode

This mode only applies to an injected channel group. By setting the REXTSEL[2:0] bits in the ADC1\_CTLR1 register, the trigger source can be selected. When the first trigger occurs, all injected group channels in ADC1 are converted. When the second trigger occurs, all injected group channels in ADC2 are converted. And so on. If an interrupt is enabled, an IEOC interrupt is generated after all injected group channels in ADC1 are converted. If an interrupt is enabled, an IEOC interrupt is generated after all injected group channels in ADC2 are converted. If an interrupt is enabled, an IEOC interrupt is generated after all injected group channels in ADC2 are converted.






Figure 12-10 Alternate trigger: injected channel group of each ADC

If the injected discontinuous mode is enabled, when the first trigger occurs, the first injected channel in ADC1 is converted. When the second trigger occurs, the first injected channel in ADC2 is converted. And so on. If an interrupt is enabled, an IEOC interrupt is generated after all injected group channels in ADC1 are converted. If an interrupt is enabled, an IEOC interrupt is generated after all injected group channels in ADC2 are converted.





#### 7) Regular simultaneous mode + Injected simultaneous mode

This mode can interrupt simultaneous conversion of a regular group to start simultaneous conversion of an injected group. In this mode, *the conversion groups of ADC1 and ADC2 should have the same time, orthe time of the longer conversion group is less than the trigger time interval.* 

## 8) Regular simultaneous mode + Alternate trigger mode

This mode can interrupt simultaneous conversion of a regular group to start alternate trigger conversion of an injected group. When an injected event occurs, alternate trigger conversion starts immediately. If the regular conversion is already running, the regular conversion of both ADCs is stopped, and it is resumed synchronously at the end of the injected conversion.





Figure 12-12 Alternate trigger conversion in regular simultaneous mode

*Note:* In this mode, *the conversion groups of ADC1 and ADC2 should have the same time, orthe time of the longer conversion group is less than the trigger time interval.* 

If a trigger occurs during an injected conversion that has interrupted a regular conversion, it will be ignored. The Figure 12-13 shows the behavior in this case (the second trigger is ignored).






## 9) Injected simultaneous mode + Interleaved mode

In this mode, an injected conversion can stop the interleaved conversion. When an injected event occurs, the interleaved conversion is interrupted, and the injected conversion starts. After injected conversion, the interleaved conversion is resumed.





*Note: When the ADC clock prescaler is set to 4, the sampling interval is 8 ADC clock cycles followed by 6 ADC clock cycles, instead of 7 ADC clock cycles followed by 7 ADC clock cycles.* 

# 12.3 Register description

		5 ADC1 Telated Tegisters	
Name	Access address	Description	Reset value
R32_ADC1_STATR	0x40012400	ADC1 status register	0x00000000
R32_ADC1_CTLR1	0x40012404	ADC1 control register1	0x00000000
R32_ADC1_CTLR2	0x40012408	ADC1 control register 2	0x00000000
R32_ADC1_SAMPTR1	0x4001240C	ADC1sample time configuration register1	0x00000000
R32_ADC1_SAMPTR2	0x40012410	ADC1sample time configuration register2	0x00000000
R32_ADC1_IOFR1	0x40012414	ADC1injected channel data offset register1	0x00000000
R32_ADC1_IOFR2	0x40012418	ADC1injected channel data offset register2	0x00000000

Table 12-5 ADC1 related registers

R32_ADC1_IOFR3	0x4001241C	ADC1injected channel data offset register3	0x00000000
R32_ADC1_IOFR4	0x40012420	ADC1injected channel data offset register4	0x00000000
R32_ADC1_WDHTR	0x40012424	ADC1watchdog high threshold register	0x00000000
R32_ADC1_WDLTR	0x40012428	ADC1watchdog low threshold register	0x00000000
R32_ADC1_RSQR1	0x4001242C	ADC1 regular channel sequence register1	0x00000000
R32_ADC1_RSQR2	0x40012430	ADC1 regular channel sequence register2	0x00000000
R32_ADC1_RSQR3	0x40012434	ADC1 regular channel sequence register3	0x00000000
R32_ADC1_ISQR	0x40012438	ADC1injected channel sequence register	0x00000000
R32_ADC1_IDATAR1	0x4001243C	ADC1injected data register1	0x00000000
R32_ADC1_IDATAR2	0x40012440	ADC1 injected data register2	0x00000000
R32_ADC1_IDATAR3	0x40012444	ADC1 injected data register3	0x00000000
R32_ADC1_IDATAR4	0x40012448	ADC1 injected data register4	0x00000000
R32_ADC1_RDATAR	0x4001244C	ADC1 regular data register	0x00000000

Table	12-6	ADC2	related	registers

Name	Access address	Description	Reset value
R32_ADC2_STATR	0x40012800	ADC2 status register	0x00000000
R32_ADC2_CTLR1	0x40012804	ADC2 control register1	0x00000000
R32_ADC2_CTLR2	0x40012808	ADC2 control register 2	0x00000000
R32_ADC2_SAMPTR1	0x4001280C	ADC2sample time configuration register1	0x00000000
R32_ADC2_SAMPTR2	0x40012810	ADC2sample time configuration register2	0x00000000
R32_ADC2_IOFR1	0x40012814	ADC2injected channel data offset register1	0x00000000
R32_ADC2_IOFR2	0x40012818	ADC2injected channel data offset register2	0x00000000
R32_ADC2_IOFR3	0x4001281C	ADC2injected channel data offset register3	0x00000000
R32_ADC2_IOFR4	0x40012820	ADC2injected channel data offset register4	0x00000000
R32_ADC2_WDHTR	0x40012824	ADC2watchdog high threshold register	0x00000000
R32_ADC2_WDLTR	0x40012828	ADC2watchdog low threshold register	0x00000000
R32_ADC2_RSQR1	0x4001282C	ADC2 regular channel sequence register1	0x00000000
R32_ADC2_RSQR2	0x40012830	ADC2 regular channel sequence register2	0x00000000
R32_ADC2_RSQR3	0x40012834	ADC2 regular channel sequence register3	0x00000000
R32_ADC2_ISQR	0x40012838	ADC2injected channel sequence register	0x00000000
R32_ADC2_IDATAR1	0x4001283C	ADC2 injected data register1	0x00000000
R32_ADC2_IDATAR2	0x40012840	ADC2 injected data register2	0x00000000
R32_ADC2_IDATAR3	0x40012844	ADC2 injected data register3	0x00000000
R32_ADC2_IDATAR4	0x40012848	ADC2 injected data register4	0x00000000
R32_ADC2_RDATAR	0x4001284C	ADC2 regular data register	0x00000000

# 12.3.1 ADCx status register (ADCx\_STATR) (x=1/2)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-			R	leserve	d	-	-	-	-	RSTR T	ISTR T	IEOC	EOC	AWD

http://wch.cn

Bit	Name	Access	Description	Reset value
[31:5]	Reserved	RO	Reserved.	0
4	RSTRT	RW0	Regular channel conversion start status: 1: The regular channel conversion has started; 0: The regular channel conversion has not started. This bit is set by hardware and cleared by software (invalid if writing 1).	0
3	ISTRT	RW0	Injected channel conversion start status: 1: The injected channel conversion has started; 0: The injected channel conversion has not started; This bit is set by hardware and cleared by software (invalid if writing 1).	0
2	IEOC	RW0	Injected channel group conversion completion status: 1: The conversion has completed; 0: The conversion has not completed. This bit is set to 1 by hardware (the conversion of all injected channels is completed), and cleared by software (invalid if writing 1).	
1	EOC	RW0	Conversion completion status: 1: The conversion has completed; 0: The conversion has not completed. This bit is set to 1 by hardware (the regular or injected channel group conversion ends), and is cleared by software (invalid if writing 1) or clearing when ADC RDATAR is read.	
0	AWD	RW0	Analog watchdog flag bit: 1: The analog watchdog event occurs; 0: No analog watchdog event occurs. This bit is set to 1 by hardware (the conversion value is out of the ADC_WDHTR and ADC_WDLTR register range), and is cleared by software (invalid if writing 1).	

# 13.3.2 ADCx control register1 (ADCx\_CTLR1) (x=1/2)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	leserve	d	PGA	[1:0]	BUF EN	TKI TUN E	TKENAB LE	RAWD EN	IAWDE N	Re	served	D	UALM	IODE[:	3:0]
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DISC	CNUM	[2:0]	IDISC EN	RDIS CEN	IAUT O	AW D SGL	SCAN	IEOC IE	AWDIE	EO CI E		AW	DCH[4	4:0]	

Bit	Name	Access	Description	Reset value
[31:29]	Reserved	RO	Reserved	0
[28:27]	PGA[1:0]	RW	ADC channel gain configuration: 00: x1; 01: x4; 10: x16; 11: x64.	0
26	BUFEN	RW	ADC BUFFER enable: 0: Buffer input disabled; 1: Buffer input enabled.	0
25	TKITUNE	RW	<ul><li>TKEY module charging current configuration:</li><li>0: Charging current is 35uA;</li><li>1: Charging current is reduced half.</li></ul>	0
24	TKENABLE	RW	<ul><li>TKEY module enable control, including TKEY_F and TKEY_V units:</li><li>1: Enable TKEY module;</li><li>0: Disable TKEY module.</li></ul>	0
23	RAWDEN	RW	Analog watchdog enable bit on regular channels: 1: Enable analog watchdog on regular channels; 0: Disable analog watchdog on regular channels;	0
22	IAWDEN	RW	<ul><li>Analog watchdog enable bit on injected channels:</li><li>1: Enable analog watchdog on injected channels;</li><li>0: Disable analog watchdog on injected channels;</li></ul>	0
[21:20]	Reserved	RO	Reserved.	0
[19:16]	DUALMODE[3: 0]	RW	<ul> <li>Dual mode selection:</li> <li>0000: Independent mode;</li> <li>0001: Regular simultaneous mode + Injected simultaneous mode;</li> <li>0010: Regular simultaneous mode + Alternate trigger mode;</li> <li>0011: Injected simultaneous mode + Fast interleaved mode;</li> <li>0100: Injected simultaneous mode + Slow interleaved mode;</li> <li>0101: Injected simultaneous mode</li> <li>0110: Regular simultaneous mode</li> <li>0110: Regular simultaneous mode</li> <li>0110: Regular simultaneous mode</li> <li>0110: Regular simultaneous mode</li> <li>0111: Fast interleaved mode;</li> <li>1000: Slow interleaved mode;</li> <li>1001: Alternate trigger mode.</li> <li>Note: These bits in ADC2 are reserved. Modification of a configuration bit must be performed when dual mode is disabled.</li> </ul>	0
[15:13]	DISCNUM	RW	In discontinuous mode, the number of regular channels to be converted after external trigger: 000: 1 channel;	0

			 111: 8 channels.	
12	IDISCEN	RW	Discontinuous mode enable bit on injected channel: 1: Enable discontinuous mode on the injected channel;	0
11	RDISCEN	RW	<ul> <li>0: Disable discontinuous mode on the injected channel;</li> <li>Discontinuous mode enable bit on the regular channel:</li> <li>1: Enable discontinuous mode on the regular channel;</li> <li>0: Disable discontinuous mode on the regular channel.</li> </ul>	0
10	IAUTO	RW	After regular channel is enabled, automatically injected channel group conversion enable bit: 1: Enable automatic injected channel group conversion; 0: Disable automatic injected channel group conversion; <i>Note: The external trigger function of the injected</i> <i>channel needs to be disabled in this mode.</i>	0
9	AWDSGL	RW	<ul> <li>In scan mode, analog watchdog enable bit on a single channel:</li> <li>1: Enable analog watchdog on single channel (AWDCH[4:0] selection);</li> <li>0: Disable analog watchdog on all channels.</li> </ul>	0
8	SCAN	RW	Scan mode enable bit: 1: Enable scan mode (continuous conversion of all channels selected by ADC_IOFRx and ADC_RSQRx); 0: Disable scan mode.	0
7	IEOCIE	RW	<ul> <li>Injected channel group conversion completion interrupt enable bit:</li> <li>1: Enable injected channel group transfer completion interrupt (IEOC flag);</li> <li>0: Disable injected channel group transfer completion interrupt.</li> </ul>	0
6	AWDIE	RW	<ul> <li>Analog watchdog interrupt enable bit:</li> <li>1: Enable analog watchdog interrupt;</li> <li>0: Disable analog watchdog interrupt.</li> <li>Note: In scan mode, if this interrupt occurs, the scan will be aborted.</li> </ul>	0
5	EOCIE	RW	Conversion completion (regular or injected channel group) interrupt enable bit; 1: Enable the transfer completion bit (EOC flag): 0: Disable the transfer completion interrupt.	0
[4:0]	AWDCH	RW	Analog watchdog channel selection bit: 00000: Analog input channel0; 00001: Analog input channel1;  10001: Analog input channel17.	0

# 12.3.3 ADCx control register2 (ADCx\_CTLR2) (x=1/2)

CH32FV2x\_V3x Reference Manual

159

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			Rese	erved		-	-	TS VRE FE	RSW STAR T	ISW STAR T	REX T TRIG	REX	TSEL	[2:0]	Reser ved
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
IEXT TRIG	IEX	TSEL[	[2:0]	ALIG N	Rese	erved	DMA		Rese	erved		RST CAL	CAL	CON T	ADO N

Bit	Name	Access	Description	Reset value
[31:24]	Reserved	RO	Reserved.	0
23	TSVREFE	RW	Temperature sensor and internal voltage (V <sub>REFINT</sub> ) channel enable bit: 1: Enable the temperature sensor and V <sub>REFINT</sub> channel; 0: Disable the temperature sensor and V <sub>REFINT</sub> channel;	0
22	RSWSTART	RW	<ul> <li>Start conversion of a regular channel, set by software to start:</li> <li>1: Start conversion of a regular channel;</li> <li>0: Reset status.</li> <li>This bit is set by software, and cleared by hardware after the conversion starts.</li> </ul>	0
21	ISWSTART	RW	<ul> <li>Start conversion of an injected channel, set by software to start:</li> <li>1: Start conversion of an injected channels;</li> <li>0: Reset status.</li> <li>This bit is set by software, and cleared by hardware or software after the conversion starts.</li> </ul>	0
20	REXTTRIG	RW	External trigger conversion mode enable for regular channels: 1: Enable conversion on external event; 0: Disable conversion on external event.	0
[19:17]	REXTSEL	RW	External trigger event select for regular channel: 000: CC1 event of timer 1; 001: CC2 event of timer 1; 010: CC3 event of timer 1; 011: CC2 event of timer 2; 100: TRGO event of timer 3; 101: CC4 event of timer 4; 110: EXTI line11/ TRGO event of timer8; 111: RSWSTART software trigger. <i>Note: Only high-density devices have TRGO event in timer8</i> .	0
16	Reserved	RO	Reserved	0
15	IEXTTRIG	RW	External trigger conversion mode enable for injected channels: 1: Enable conversion on external event;	0

			0: Disable conversion on external event.		
	1		External trigger event select for injected channels:		
			000: TRGO event of timer 1;		
			001: CC4 event of timer 1;		
			010: TRGO event of timer 2;		
			011: CC1 event of timer 2;		
[14:12]	IEXTSEL	RW	100: CC4 event of timer 3;	0	
[]			101: TRGO event of timer 4;		
			110: EXTI line 15/CC4 event of timer8;		
			111: ISWSTART software trigger.		
			Note: Only high-density devices have CC4 event in		
			timer8.		
			Data alignment:		
11	ALIGN	RW	1: Left alignment;	0	
11		it w	0: Right alignment.	0	
[10:9]	Reserved	RO	Reserved.	0	
[10.7]			Direct memory access (DMA) mode enable:	0	
8	DMA	RW	1: Enable DMA mode;	0	
0	DIVIA	IX W	0: Disable DMA mode.	0	
[7,4]	D 1			0	
[7:4]	Reserved	RO	Reserved.	0	
			Reset calibration, this bit is set by software, and cleared		
			by hardware after reset:		
_			1: Initialize calibration register;		
3	RSTCAL	RW	0: The calibration register initialized.	0	
			Note: If RSTCAL is set while the conversion is in		
			progress, it takes extra cycles to clear the calibration		
			register.		
			A/D calibration, set by software and cleared by hardware		
2	CAL	RW	when the calibration is completed.	0	
-		10.00	1: Enable the calibration:	Ũ	
			0: Calibration completed.		
			Continuous conversion enable:		
			1: Continuous conversion mode;		
1	CONT	RW	0: Single conversion mode.	0	
			If this bit is set, the conversion will continue until the bit		
			is cleared.		
			A/D converter ON/OFF		
			When this bit is 0, writing 1 will wake up the ADC from		
			1 = 1 = 1 = 1 = 1 = 1 = 1 = 1 = 1 = 1 =		
			power-down mode; when this bit is 1, writing 1 will start		
			the conversion.		
0				0	
0	ADON	RW	the conversion.	0	
0	ADON	RW	the conversion. 1: Enable ADC and to start conversion;	0	
0	ADON	RW	<ul><li>the conversion.</li><li>1: Enable ADC and to start conversion;</li><li>0: Disable ADC conversion/calibration, and go to power</li></ul>	0	
0	ADON	RW	<ul><li>the conversion.</li><li>1: Enable ADC and to start conversion;</li><li>0: Disable ADC conversion/calibration, and go to power down mode.</li></ul>	0	

# 12.3.4 ADCx sample time configuration register1 (ADCx\_SAMPTR1) (x=1/2)

Offset address: 0x0C

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Reserved								/IP17[2	:0] SMP16		1P16[2	:0]	SMP1	5[2:1]
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SMP15[0 ]	SMP15[0 ] SMP14[2:0]			SI	MP13[	2:0]	SN	4P12[2	:0]	SN	/IP11[2	:0]	SN	MP10[2	:0]

Bit	Name	Access	Description	Reset value
[31:24]	Reserved	RO	Reserved.	0
[23:0]	SMPx	RW	SMPx[2:0]: Sample time configuration of channel x:000: 1.5 cycles;001: 7.5 cycles;010: 13.5 cycles;011: 28.5 cycles;100: 41.5 cycles;101: 55.5 cycles;110: 71.5 cycles; 111: 239.5 cycles;These bits are used to independently select the sampletime of each channel, and the channel configuration valuemust remain unchanged during the sampling period.	

# 12.3.5 ADCx sample time configuration register2 (ADCx\_SAMPTR2) (x=1/2)

Offset address: 0x10

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserv	ed	S	MP9[2:0	)]	SN	MP8[2:	0]	SI	MP7[2:	0]	SI	MP6[2:	0]	SMP	5[2:1]
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SMP5[0]	)] SMP4[2:0]		S	SMP3[2:0]		SI	MP2[2:	0]	SMP1[2:0]			SMP0[2:0]		:0]	

Bit	Name	Access	Description	Reset value
[31:30]	Reserved	RO	Reserved.	0
			SMPx[2:0]: Sample time configuration of channel x:	
			000: 1.5 cycles; 001: 7.5 cycles;	
			010: 13.5 cycles; 011: 28.5 cycles;	
[20.0]	SMPx	RW	100: 41.5 cycles; 101: 55.5 cycles;	
[29:0]	SMPX	ĸw	110: 71.5 cycles; 111: 239.5 cycles;	
			These bits are used to independently select the sample	
			time of each channel, and the channel configuration value	
			must remain unchanged during the sampling period.	

# 12.3.6 ADCy injected channel data offset register (ADCy\_IOFRx) (y=1/2; x=1/2/3/4)

Offset address: 0x14 + (x-1)\*4

161

CH32FV	CH32FV2x_V3x Reference Manual						162					http://wch.c			
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-				-	-	Rese	erved	-	-	-	-	-	-	-
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved					-	-	-	OFFSI	- ETx[11	:0]	-	-		-

Bit	Name	Access	Description	Reset value
[31:12]	Reserved	RO	Reserved.	0
[11:0]	IOFFSETx	RW	Data offset for injected channel x. When the injected channel is converted, these bits define the value to be subtracted from the original conversion data. The result of the conversion can be read in the ADC_IDATARx register	0

# 12.3.7 ADCx watchdog high threshold register (ADCx\_WDHTR) (x=1/2)

Offset address: 0x24

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved								HT	[11:0]					

Bit	Name	Access	Description	Reset value
[31:12]	Reserved	RO	Reserved.	0
[11:0]	HT	RW	Analog watchdog high threshold set bits.	0

*Note: The values of WDHTR and LTR can be changed during the conversion, but they will take effect in the next conversion.* 

# 12.3.8 ADCx watchdog low threshold register (ADCx\_WDLTR) (x=1/2)

Offset address: 0x24

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Reserved														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved					-	-	-	LT	[11:0]	-	-	-	-	-

	Bit	Name	Access	Description	Reset value
ſ	[31:12]	Reserved	RO	Reserved.	0
	[11:0]	LT	RW	Analog watchdog low threshold set bits.	0

*Note: The values of WDHTR and LTR can be changed during the conversion, but they will take effect in the next conversion.* 

# 12.3.9 ADCx regular channel sequence register1 (ADCx\_RSQR1) (x=1/2)

#### Offset address: 0x2C

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
	Reserved								RLEN	N[3:0]		RSQ16[4:1]				
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
RSQ16[0 ]	RSQ16[0 RSQ15[4:0] R							5Q14[4	:0]			R	SQ13[4	:0]		

Bit	Name	Access	Description	Reset value
[31:24]	Reserved	RO	Reserved.	0
[23:20]	RLEN		The quantity of channels to be converted in the regular channel conversion sequence: 0000-1111: 1 to 16 converted channels.	0
[19:15]	RSQ16	RW	No. (0-17) of the 16th converted channel in regular sequence.	0
[14:10]	RSQ15	RW	No. (0-17) of the 15th converted channel in regular sequence.	0
[9:5]	RSQ14	RW	No. (0-17) of the 14th converted channel in regular sequence.	0
[4:0]	RSQ13	RW	No. (0-17) of the 13th converted channel in regular sequence.	0

# 12.3.10 ADCx regular channel sequence register2 (ADCx\_RSQR2) (x=1/2)

Offset address: 0x30

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserv	red		RS	- SQ12[4	:0]	-		RS	SQ11[4	:0]	-		RSQ1	0[4:1]	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RSQ10[0 ]	RSQ10[0 ] RSQ9[4:0]					R	SQ8[4:	0]	-		R	SQ7[4:	0]		

Bit	Name	Access	Description	Reset value
[31:30]	Reserved	RO	Reserved.	0
[29:25]	RSQ12	RW	No. (0-17) of the 12th converted channel in regular sequence.	0
[24:20]	RSQ11	RW	No. (0-17) of the 11th converted channel in regular sequence.	0
[19:15]	RSQ10	RW	No. (0-17) of the 10th converted channel in regular sequence.	0
[14:10]	RSQ9	RW	No. (0-17) of the 9th converted channel in regular sequence.	0
[9:5]	RSQ8	RW	No. (0-17) of the 8th converted channel in regular sequence.	0
[4:0]	RSQ7	RW	No. (0-17) of the 7th converted channel in regular sequence.	0

# 12.3.11 ADCx regular channel sequence register3 (ADCx\_RSQR3) (x=1/2)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserve	ed		R	SQ6[4:	0]			R	SQ5[4:	0]			RSQ	4[4:1]	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RSQ4[0]	RSQ4[0] RSQ3[4:0]			R	SQ2[4:	0]			R	SQ1[4:	0]				

Bit	Name	Access	Description	Reset value
[31:30]	Reserved	RO	Reserved	0
[29:25]	RSQ6	RW	No. (0-17) of the 6th converted channel in regular sequence.	0
[24:20]	RSQ5	RW	No. (0-17) of the 5th converted channel in regular sequence.	0
[19:15]	RSQ4	RW	No. (0-17) of the 4th converted channel in regular sequence.	0
[14:10]	RSQ3	RW	No. (0-17) of the 3th converted channel in regular sequence.	0
[9:5]	RSQ2	RW	No. (0-17) of the 2nd converted channel in regular sequence.	0
[4:0]	RSQ1	RW	No. (0-17) of the 1st converted channel in regular sequence.	0

# 12.3.12 ADCx injected channel sequence register (ADCx\_ISQR) (x=1/2)

Offset address: 0x38

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved										ILEN	J[1:0]		ISQ4	[4:1]	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ISQ4[0]	ISQ4[0] ISQ3[4:0]					ISQ2[4:0]					IS	SQ1[4:0	0]	-	

Bit	Name	Access	Description	Reset value
[31:22]	Reserved	RO	Reserved.	0
[21:20]	ILEN	RW	The quantity of channels to be converted in the injected channel conversion sequence: 00-11: 1 to 4 converted channels.	0
[19:15]	ISQ4	RW	No. (0-17) of the 4th converted channel in injected sequence.	0
[14:10]	ISQ3	RW	No. (0-17) of the 3rd converted channel in injected sequence.	0
[9:5]	ISQ2	RW	No. (0-17) of the 2nd converted channel in injected sequence.	0
[4:0]	ISQ1	RW	No. (0-17) of the 1st converted channel in injected sequence.	0

*Note:* Different from regular conversion sequence, if the length of ILEN[1:0] is less than 4, the sequence of conversion will start from (4-ILEN).

# 12.3.13 ADCy injected data register (ADCy\_IDATARx) (y=1/2; x=1/2/3/4)

Offset address: 0x3C + (x-1)\*4

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-			-	-	-	Rese	erved	-	-	-	-	-	-	_
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	IDATA[15:0]														

Bit	Name	Access	Description	Reset value
[31:16]	Reserved	RO	Reserved.	0
[15:0]	IDATA	R()	Injected channel converted data (data left alignment or right alignment).	0

# 12.3.14 ADCx regular data register (ADCx\_RDATAR) (x=1/2)

(	Offset a	address	: 0x4C												
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Reserved														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							RDATA	A[15:0]							

	Bit	Name	Access	Description	Reset value
ſ	[31:16]	Reserved	RO	Reserved.	0
	[15:0]	RDATA	R()	Regular channel converted data (data left or right alignment).	0

# **Chapter 13 Touch Key Detection (TKEY)**

### This chapter applies to the whole family of CH32F2x, CH32V2x and CH32V3x.

The Touch Key Detection control (TKEY) unit implements the touch-key detection function by converting the capacitance to the voltage for sampling, with the help of the voltage conversion function of the ADC module. The detection channel multiplexes the 16 external channels of the ADC. It implements the touch-key detection through the single conversion mode of ADC.

# **13.1 Functional description of TKEY**

## • Enable TKEY

For TKEY detection, the ADC module is needed. To enable TKEY, ensure that ADC is powered on (ADON=1), then set the TKENABLE bit in the ADC\_CTLR1 register to 1. The charge current of the TKEY module can be adjusted by the TKITUNE bit.

TKEY only supports single 1-channel conversion mode, which configures the channel to be converted as the first channel in the regular sequence of ADC. And software starts conversion (write the TKEY\_ACT\_DCG register).

Note: When the TKEY conversion is disabled, ADC channel configuration function can still be retained.




Figure 13-1 TKEY working timing diagram

## • Programmable sampling time

For TKEY unit conversion, multiple ADCCLK clock cycles ( $t_{DISCHG}$ ) need to be used for discharge, then charge and sample voltage on the channel through multiple ADCCLK cycles ( $t_{CHG}$ ). The charge cycle is the total of the configuration values of the TKCGx[2:0] bits in the TKEY\_CHARGE1register and the TKEY\_CHARGE2 register and the offset value of TKEY\_CHGOFFSET. For each channel, different charge cycles can be used to adjust sampling voltage.

# **13.2 TKEY operations**

TKEY detection is an extended function of ADC module. Its working principle is to change the capacitance

sensed by the hardware channel through "touch" and "non-touch" methods, and then to convert the capacitance change into the voltage change and finally convert into a digital value by the ADC module.

During sample, ADC needs to be configured as a single 1-channel working mode, and a conversion is started by the "write operation" of the TKEY ACT register. The specific process is as follows:

- 1) Initialize the ADC function, configure the ADC module as a single conversion module, set the ACON bit to 1, and wake up the ADC module. Set the TKENABLE bit in the ADC CTLR1 register to 1, and switch on the TKEY unit.
- 2) Set the channel to be converted, write the channel No. into the first conversion position in the ADC regular group sequence (ADC RSQR3[4:0]), and set RLEN[3:0] to 1.
- 3) Set the charge sample time of the channel, write to the TKEY CHARGEx register, to configure different charge times for each channel.
- 4) Write the TKEY CHGOFFSET register, set the offset charge time of the channel (low 8 bits active), to adjust the charge time.
- 5) Write the TKEY ACT DCG register, set the discharge time (low 8 bits active), to start a TKEY sample and conversion.
- 6) Wait for the EOC conversion end flag bit in the ADC status register to be set to 1, read the ADC DR register to obtain the conversion value.
- 7) To perform next conversion, repeat steps 2-6. If you do not need to modify the channel discharge time or charge sampling time, you can skip step 3 or 4.

Table 15-1 TKL 1 Trefated registers											
Name	Access address	Description	Reset value								
R32_TKEY1_CHARGE1	0x4001240C	TKEY charge sample time register1	0x00000000								
R32_TKEY1_CHARGE2	0x40012410	TKEY charge sample time register2	0x00000000								
R32_TKEY1_CHGOFFSET	0x4001243C	TKEY charge time offset register	0x00000000								
R32_TKEY1_ACT_DCG	0x4001244C	TKEY activate and discharge time register	Х								
R32_TKEY1_DR	0x4001244C	TKEY data register	Х								

# **13.3 TKEY register description**

Table 13-1 TKEY1 related registers

Table 13-2 TKEY2 related registers

Name	Access address	Reset value	
R32_TKEY2_CHARGE1	0x4001280C	TKEY charge sample time register1	0x00000000
R32_TKEY2_CHARGE2	0x40012810	TKEY charge sample time register2	0x00000000
R32_TKEY2_CHGOFFSET	0x4001283C	TKEY charge time offset register	0x00000000
R32_TKEY2_ACT_DCG	0x4001284C	TKEY activate and discharge time register	Х
R32_TKEY2_DR	0x4001284C	TKEY data register	Х

## 13.3.1 TKEYx charge sample time register1 (TKEYx CHARGE1) (x=1/2)

CH32FV	$2x_V^2$	3x Refe	rence M	anual		168								<u>http://</u>	wch.cn
31	31 30 29 28 27 26 25 24								22	21 20 19		18	17	16	
	Reserved							TKCG17[2:0]			TKCG16[2:0]			TKCG15[2:1 ]	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TKCG1 5	TKCG1         TKCG14[2:0]         TKCG13[2:0]				TK	CG12[2	2:0]	TKCG11[2:0]			Tŀ	TKCG10[2:0]			

Bit	Name	Access	Description	Reset value
[31:24]	Reserved	RO	Reserved	0
[23:0]	TKCGx	RW	TKCGx[2:0](x=10-17):Select the chargesample time of channelxThese bits are used to independently select thecharge time for each channel.000: 1.5 cycles100: 41.5 cycles001: 7.5 cycles101: 55.5 cycles010: 13.5 cycles110: 71.5 cycles011: 28.5 cycles111: 239.5 cyclesTime base: ADC clock.	0

Note: This register maps the sample time register1 (ADC\_SAMPTR1) of the ADC module. When the ADC function is configured, it is the channel sample time. When the TKEY\_F function is configured, it is the channel charge time.

# 13.3.2 TKEYx charge sample time register2 (TKEYx\_CHARGE2) (x=1/2)

Offset address: 0x10

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reser	ved	TK	CG9[2	:0]	TK	CG8[2	2:0]	TK	CG7[2	2:0]	TK	CG6[2	2:0]	TKCC	65[2:1]
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TKCG 5	CG TKCG4[2:0]		TK	CG3[2	:0]	TKCG2[2:0]			TKCG1[2:0]		TKCG0[2:0]		2:0]		

Bit	Name	Access	Description	Reset value
[31:30]	Reserved	RO	Reserved	0
[29:0]	TKCGx	RW	TKCGx[2:0] (x=0-9): Select the charge sampletime of channel xThese bits are used to independently select thecharge time for each channel.000: 1.5 cycles100: 41.5 cycles001: 7.5 cycles101: 55.5 cycles010: 13.5 cycles110: 71.5 cycles011: 28.5 cycles111: 239.5 cyclesTime base: ADC clock.	0

Note: This register maps the sample time register1 (ADC\_SAMPTR2) of the ADC module. When the ADC function is configured, it is the channel sample time. When the TKEY\_F function is configured, it is the channel charge time.

## 13.3.3 TKEYx charge time offset register (TKEYx\_CHGOFFSET) (x=1/2)

(	Offset a	address	: 0x3C												
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Reserved														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved									TK	CGOF	FSET[	7:0]		

	Bit	Name Access Description		Reset value	
	[31:8]	Reserved	RO	Reserved	0
				TKEY charge time offset configuration value	
	[7:0]	TKCGOFFSET	WO	Total charge time:	0
				TCHG=TKCGOFFSET+ TKCGx	

Note: This register maps the injected data register1 (ADC\_IDATAR1) of the ADC module. So when write operation is performed on this address register, it serves as TKEY charge time offset (TKEY\_CHGOFFSET). When read operation is performed, it serves as the injected data register1 (ADC\_IDATAR1) of the ADC module.

## **13.3.4 TKEYx activate and discharge time register (TKEYx\_ACT\_DCG) (x=1/2)** Offset address: 0x4C

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Reserved														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved									Tk	ACT	DCG[7	/:0]		

	Bit	Name	Access	Description	Reset value	
ſ	[31:8]	Reserved	RO	Reserved	0	
	[7:0]	TKACT DCG	WO	Write the discharge time and activate a TKEY	0	
	[7:0]	IKACI_DCO	wO	channel detection.	0	

*Note: This register maps the regular data register (ADC\_RDATAR) of the ADC module.* 

## 13.3.5 TKEYx data register (TKEYx\_DR) (x=1/2)

Offset address: 0x4C

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Reserved														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	DATA[15:0]														

169

	Bit	Name	Access	Description	Reset value
ſ	[31:16]	Reserved	RO	Reserved	0
	[15:0]	DATA	RO	Converted data.	0

*Note: This register maps the regular data register (ADC\_RDATAR) of the ADC module.* 

# Chapter 14 Advanced-control Timer (ADTM)

## This chapter applies to the whole family of CH32F2x, CH32V2x and CH32V3x.

The advanced-control timer module contains a powerful 16-bit auto-reload timer (TIM1, TIM8, TIM9 and TIM10), which can be used to measure pulse width or generate pulse and PWM wave, etc. It is used for fields of motor control and power, etc.

# 14.1 Main features

Advanced-control timer (TIM1/8/9/10) features include:

- 16-bit auto-reload counter, supports up count, down count and up/down count;
- 16-bit prescaler; the frequency division factor is dynamically adjustable from 1 to 65536;
- Four independent compare/capture channels;
- Each compare/capture channel supports multiple working modes, such as: input capture, output compare, PWM generation and single pulse output;
- Complementary outputs with programmable dead zone time;
- External signal to control timer;
- Repetition counter to update the timer after the determination of the cycle;
- Break signal input to put the timer's output signals in reset status or in a known status;
- DMA generation in multiple modes;
- Incremental encoder;
- Cascade connection and synchronization between timers

# **14.2 Principle and structure**

This section describes the internal structure of the advanced-control timer.

## 14.2.1 Overview


As shown in Figure 14-1, the structure of the advanced-control timer can be roughly divided into 3 parts: Input clock part, core counterpart and compare/capture channel part.


The advanced-control timer clock can come from APB bus clock (CK\_INT), external clock input pin (TIMx\_ETR), other timers with clock output function (ITRx), or the input end of compare capture channel (TIMx\_CHx). These input clock signals will become CK\_PSC clocks after various set filtering and frequency division operations, and will output to the core counterpart. In addition, these complex clock sources can also be output as TRGO to other peripherals such as timer, ADC and DAC.

The core of the advanced-control timer is a 16-bit counter (CNT). After CK\_PSC is divided by the prescaler (PSC), it becomes CK\_CNT and output to CNT. CNT supports up-counting mode, down-counting mode and up/down counting mode, and there is an automatic reload value register (ATRLR). After each counting cycle is completed, CNT will be reloaded with the initial value. In addition, there is an auxiliary counter that counts the number of times that ATRLR reloads the initial value for CNT. When the number of times reaches the number set in the repeat count register (RPTCR), a specific event can be generated.

The advanced-control timer has 4 groups of compare/capture channels. On each group of compare/capture channel, pulses can be inputted from its dedicated pins or output waveforms to the pins, i.e., the

compare/capture channels support input and output modes. The input of each channel of the compare/capture register supports operations such as filtering, frequency division and edge detection, and supports mutual triggering between channels, and can also provide a clock for the core counter CNT. Each compare/capture channel has a set of compare/capture register (CHxCVR), which supports comparison with the main counter (CNT) so as to output pulse.





## 14.2.2 Clock input




Figure 14-2 CK\_PSC source block diagram of advanced-control timer

There are many clock sources for advanced-control timer CK\_PSC, which can be divided into 4 categories:

1) The route of external clock pin (ETR) input clock: ETR $\rightarrow$ ETRP $\rightarrow$ ETRF;

- 2) Internal APB clock input route: CK\_INT;
- 3) The route from the compare/capture channel pin (TIMx\_CHx): TIMx\_CHx→TIx→TIxFPx; this route is also used in encoder mode;
- 4) Input from other internal timers: ITRx;

The actual operation can be divided into 4 categories by determining the input pulse selection of the SMS from the CK\_PSC source:

- 1) Select the internal clock source (CK\_INT);
- 2) External clock source mode 1;
- 3) External clock source mode 2;
- 4) Encoder mode;

The 4 clock sources mentioned above can be selected by these 4 operations.

## 14.2.2.1 Internal clock source (CK\_INT)

If the advanced-control timer is started when the SMS field is kept at 000b, then the internal clock source (CK\_INT) is selected as the clock. At this moment, CK\_INT is CK\_PSC.

## 14.2.2.2 External clock source mode1

If SMS is set to 111b, the external clock source mode1 is enabled. When external clock source 1 is enabled, TRGI is selected as the source of CK\_PSC. It is worth noting that you need to configure TS to select the source of TRGI. For TS, the following pulses can be used as the clock sources:

1) Internal Trigger (ITRx, x is 0,1,2,3);

- 2) Signal of compare/capture 1 after passing through the edge detector (TI1F\_ED);
- 3) Signals TI1FP1 and TI2FP2 of compare/capture channel;
- 4) Signal ETRF from external clock pin.

#### 14.2.2.3 External clock source mode2

Use external trigger mode2 to count on every rising or falling edge of the external clock pin input. When the ECE bit is set, the external clock source mode2 is used. When the external clock source mode2 is used, ETRF is selected as CK\_PSC. The ETR pin passes through the optional inverter (ETP) and frequency divider (ETPS) to become ETRP, and then passes through the filter (ETF) to become ETRF.

When ECE bit is set and the SMS is set to 111b, it means that the TS selects ETRF as the input.

#### 14.2.2.4 Encoder mode

Set SMS as 001b, 010b and 011b to enable the encoder mode. After enabling the encoder mode, you may choose to use another transition edge as a signal for signal output at a certain level in TI1FP1 and TI2FP2. This mode is used when the external encoder is used. Refer to Section 14.3.9 for specific functions.

### 14.2.3 Counter and periphery

CK\_PSC inputs to the prescaler (PSC) for frequency division. PSC is 16 bits, and the actual frequency division factor is equivalent to the value of R16\_TIMx\_PSC+1. CK\_PSC will become CK\_INT after PSC. The changed value of R16\_TIM1\_PSC will not take effect in real time, but will be updated to the PSC after the update event. Update events include clearing and resetting the UG bit. The core of the timer is a 16-bit counter (CNT). CK\_CNT will eventually be inputted to CNT. CNT supports up-counting mode, down-counting mode and up/down counting mode, and there is an automatic reload value register (ATRLR) which re-loads the initial value for CNT after each counting cycle is completed. In addition, there is an auxiliary counter that records the number of times that ATRLR reloads the initial value for CNT. When the number of times reaches the number set in the repeat count register (RPTCR), a specific event can be generated.

### 14.2.4 Compare/capture channel and periphery

The compare/capture channel is the main component of the timer to achieve complex functions. Its core is the compare/capture register, supplemented by the digital filtering of the peripheral input part, frequency division and channel multiplexing, the output part comparator and output control.




Figure 14-3 Structure block diagram of compare/capture channel

The block diagram of the compare/capture channel is as shown in Figure 14-3. After the signal is inputted from the channel x pin, it can be selected as TIx (the source of TI1 may be more than CH1. See the timer structure block diagram 14-1). TI1 passes through the filter (ICF[3:0]) to generate TI1F, and then is divided into TI1F\_Rising and TI1F\_Falling after passing through the edge detector. These 2 signals are selected (CC1P) to generate TI1FP1, and TI1FP1 and TI2FP1 from channel 2 are sent to CC1S together to be selected as IC1, and then sent to the compare/capture register after going through the ICPS frequency division.

The compare/capture register is composed of a preload register and a shadow register, and only the preload

register is operated during reading and writing. In the capture mode, the capture occurs on the shadow register, and then copied to the preload register; in the comparison mode, the content of the preload register is copied to the shadow register, and then the content of the shadow register is compared with the core counter (CNT).

## **14.3 Function and implementation**

The advanced-control timer complex functions are implemented by the operation of comparison &capture channel, clock input circuit, counter and peripheral parts of the timer. The timer's clock input can come from multiple clock sources including the input of the compare/capture channel. The operation of compare/capture channel and the clock source selection directly determines its function. The compare/capture channel is bidirectional and can work in input and output modes.

#### 14.3.1 Input capture mode

The input capture mode is one of basic functions of timer. The principle of the input capture mode is that when a certain edge on the ICxPS signal is detected, a capture event will occur, and the current value of the counter will be latched into the compare/capture register (R16\_TIMx\_CHCTLRx). When a capture event occurs, CCxIF (in R16\_TIMx\_INTFR) bit will be set. If an interrupt or DMA is enabled, a corresponding interrupt or DMA will be generated. If CCxIF is already set when a capture event occurs, then the CCxOF bit will be set. CCxIF can be cleared by software or by hardware through reading the compare/capture register. CCxOF is cleared by the software.

Take an example of channel 1 to illustrate the steps to use the input capture mode, as follows:

- 1) Configure CCxS and select the source of ICx signal. For example, it is set to 10b, and TI1FP1 is selected as the source of IC1, and the default setting cannot be used. CCxS defaults to use the compare capture module as the output channel;
- Configure ICxF and set the digital filter of the TI signal. The digital filter will output a jump based on the determined frequency and determined sampling times. The sampling frequency and times are determined by ICxF;
- 3) Configure CCxP bit and set the polarity of TIxFPx. For example, maintain CC1P bit to be low and select the jump of rising edge;
- Configure ICxPS and set ICx signal as the frequency division factor between ICxPS. For example, maintain the ICxPS as 00b without frequency division;
- 5) Configure the CCxE bit to allow to capture the core counter (CNT) value to the compare/capture register. Set the CC1E bit;
- 6) Configure the CCxIE and CCxDE bits as needed to decide whether to enable interrupt or DMA.

After these operations, the compare & capture channel configuration is completed.

When TI1 inputs a captured pulse, the value of the core counter (CNT) will be recorded in the compare/capture register, and CC1IF will be set. When CC1IF has been set before, the CCIOF bit will also be set. If CC1IE is set, then an interrupt will be generated; if CC1DE is set, a DMA request will be generated. An input capture event can be generated by software through writing the event generation register (TIMx\_SWEVGR).

#### 14.3.2 Compare output mode

The compare output mode is one of basic functions of timer. The principle of the compare output mode is to output a specific change or waveform when the value of the core counter (CNT) is consistent with the value

of the compare/capture register. OCxM (in R16\_TIMx\_CHCTLRx) and the CCxP bit (in R16\_TIMx\_CCER) determine whether the output is determined high or low level or level inversion. When a comparison consistent event is generated, the CCxIF bit will be also set. If the CCxIE bit is preset, an interrupt will be generated; if the CCxDE bit is preset, a DMA request will be generated.

The procedure of compare output mode configuration is as follows:

- 1) Configure the clock source and auto-reload value of the core counter (CNT);
- 2) Set the count value to be compared to the compare/capture register (R16\_TIMx\_CHxCVR);
- 3) If an interrupt needs to be generated, set the CCxIE bit;
- 4) Keep OCxPE as 0 and disable the preload register of the compare register;
- 5) Set the output mode, and set OCxM and CCxP bit;
- 6) Enable the output and set the CCxE bit;
- 7) Set the CEN bit and start the timer.

#### 14.3.3 Forced output mode

The output mode of the compare/capture channel of the timer can be forced to output a certain level by software, instead of relying on the shadow register and the core counter of the compare/capture register.

The specific means is to set OCxM to 100b, which means to force OCxREF to be low; or to set OCxM to 101b, which means setting OCxREF to a high value by force.

It should be noted that if OCxM is set to 100b or 101b by force, the comparison process between the internal core counter and the compare/capture register will be still in progress, the corresponding flag bit will be still set, and interrupts and DMA request will still be generated.

#### 14.3.4 PWM input mode

The PWM input mode is used to measure the duty cycle and frequency of the PWM, which is a special case of the input capture mode. The operation is the same as the input capture mode except for the following differences: PWM occupies 2 compare/capture channels, and the input polarity of the 2 channels is set to opposite. One of the signals is set to trigger input, and SMS is set to reset mode.

For example, to measure the cycle and frequency of the PWM wave input from TI1, the following operations are required:

1) Set TI1 (TI1FP1) as the input of IC1 signal. Set CC1S as 01b;

- 2) Set TI1FP1 as the rising edge valid. Keep CC1P as 0;
- 3) Set TI1 (TI1FP2) as the input of IC2 signal. Set CC2S as 10b;
- 2) Set TI1FP2 as the falling edge valid. Set CC2P to 1;
- 5) The source of the clock source is TI1FP1. Set TS to 101b;
- 6) Set SMS to reset mode, i.e., 100b;
- 7) Enable the input capture. Set CC1E and CC2E bits;

In this way, the value of the compare/capture register 1 is the cycle of PWM, and the value of the compare/capture register 2 is its duty cycle.

## 14.3.5 PWM output mode

The PWM output mode is one of basic functions of timer. The most common method of PWM output mode is to use the reload value to determine the PWM frequency, and to use the capture comparison register to determine the duty cycle. Set 110b or 111b in OCxM to use PWM mode 1 or mode 2, set the OCxPE bit to

enable the preload register, and finally set the ARPE bit. Since the value of the preload register can be sent to the shadow register when an update event occurs, it is necessary to set the UG bit to initialize all registers before the core counter starts counting. In the PWM mode, the core counter and the compare/capture register are always being compared. According to the CMS bit, the timer can output edge-aligned or center-aligned PWM signals.

#### Edge alignment

When the edge alignment is used, the core counter counts up or down. In the scenario of PWM mode 1, when the value of the core counter is greater than that of the compare/capture register, OCxREF will be high; when the value of the core counter is less than the compare capture register (such as When the core counter increases to the value of R16 TIMx ATRLR and returns to all 0s), OCxREF drops to low.


#### • Central alignment


When the center-aligned mode is used, the core counter will run in a mode where up counting and down counting are performed alternately, and OCxREF performs rising and falling jumps when the values of the core counter and the compare/capture register are consistent. However, in 3 types of central alignment mode of comparison flag, the bit setting timing is different somewhat. When the center-alignment mode is used, it is the best to generate a software update flag (setting the UG bit) before starting the core counter.

#### 14.3.6 Complementary output and dead zone

The compare/capture channel generally has 2 output pins (compare/capture channel 4 has only an output pin), to output 2 complementary signals (OCx and OCxN). OCx and OCxN can be independently set by the CCxP and CCxNP bits. The output enable is set independently through CCxE and CCxNE, and the dead zone and other controls are performed through the MOE, OIS, OISN, OSSI and OSSR bits. Meanwhile, OCx and OCxN outputs are enabled to insert into the dead zone, each channel has a 10-bit dead zone generator. If there is a break circuit, set the MOE bit. OCx and OCxN are generated by OCxREF in association. If OCx and OCxN are both high and effective, then OCx will be the same as OCxREF, but the rising edge of OCx is equivalent to OCxREF with a delay. OCxN is opposite to OCxREF, and its rising edge has a delay relative to the falling edge of the reference signal, and if the delay is greater than the effective output width, the corresponding pulse will not be generated.

Figure 14-4 shows the relationship between OCx, OCxN and OCxREF, and shows the dead zone.





## 14.3.7 Break signal

When the break signal is generated, the output enable signal and the invalid level will be modified according to the MOE, OIS, OISN, OSSI and OSSR bits. But OCx and OCxN will not be at the effective level at any time. The break event source can come from the break input pin, or it can be a clock failure event, and the clock failure event will be generated by CSS (Clock Security System).

After the system is reset, the break function will be disabled by default (MOE bit is low). Setting the BKE

bit can enable the break function. The polarity of the input break signal can be set by setting BKP. The BKE and BKP signals can be written at the same time. There will be an APB clock delay before the actual write, so you need to wait for an APB cycle to read the written value correctly.


When the selected level appears on the break pin, the system will generate the following actions:


- 1) The MOE bit is asynchronously cleared, and the output is set to the invalid status, idle status or reset status according to the setting of the SOOI bit;
- 2) After MOE is cleared, each output channel will output the level determined by OSIx;
- 3) During the supplementary output: the output will be in an invalid status, depending on the polarity;
- 4) If BIE is set, an interrupt will be generated when BIF is set; if the BDE bit is set, a DMA request will be generated;
- 5) If AOE is set, the MOE bit will be automatically set during the next update of event UEV.

#### 14.3.8 Single pulse mode

The single pulse mode can be used to allow the microcontroller to respond to a specific event to generate a pulse after a delay. The delay and pulse width are programmable. Setting the OPM bit can make the core counter stop when the next update event UEV is generated (the counter turns over to 0).

As shown in Figure 14-5, it is necessary to detect the beginning of a rising edge on the TI2 input pin. After delaying Tdelay, a positive pulse of length Tpulse will be generated on OC1:





- Set TI2 as trigger. Set CC2S to 01b and map TI2FP2 to TI2; set CC2P bit to 0b and set TI2FP2 to rising edge detection; set TS to 110b and set TI2FP2 as the trigger source; set SMS to 110b, and TI2FP2 is used to start the counter;
- 2) Tdelay is determined by the value of the compare/capture register, and Tpulse is determined by the value of the auto-reload value register and the value of the compare/capture register.

#### 14.3.9 Encoder mode

The encoder mode is a typical application of the timer. It can be used to access the dual-phase output of the encoder. The counting direction of the core counter is synchronized with the rotating shaft of the encoder. Each pulse outputted by the encoder will increase the core counter by adding one or subtracting one. The steps to use the encoder are: set the SMS field to 001b (counting only on TI2 edge), 010b (counting only on

TI1 edge) or 011b (counting on both TI1 and TI2 edges), and connect the encoder to compare/capture channel 1, 2 input terminals, set a value for the reload value register and this value can be set to be greater. In the encoder mode, the internal compare/capture register of timer, prescaler, repeat count register, etc. all work normally. The following table shows the relationship between the counting direction and the encoder signal.

	Relative	TI1FP1 si	ignal edge	TI2FP2 signal		
Counting active edge	signal	Rising	Falling	Rising	Falling	
	level	edge	edge	edge	edge	
Only count at TI1 edge	High	Downcount Upcount Not count		count		
Only count at 111 cage	Low	Upcount	Downcount	Not count		
Only count at TI2 adap	High	Not	count	Upcount	Downcount	
Only count at TI2 edge	Low	Not	count	Downcount	Upcount	
Count on both edges of	High	Downcount	Upcount	Upcount	Downcount	
TI1 and TI2	Low	Upcount	Downcount	Downcount	Upcount	

Table 14-1 Relationship between counting direction of timer encoder mode and encoder signal

## 14.3.10 Timer synchronous mode

The timer can output clock pulses (TRGO) and can also receive input from other timers (ITRx). The sources of ITRx of different timers (TRGO of other timers) are different. Table 14-2 shows the internal trigger connection of the timers.

Slave timer	ITR0(TS=000)	ITR1(TS=001)	ITR2(TS=010)	ITR3(TS=011)
TIM1	TIM5	TIM2	TIM3	TIM4
TIM8	TIM1	TIM2	TIM4	TIM5
TIM9	TIM10	TIM5	TIM6	TIM7
TIM10	TIM9	TIM2	TIM4	TIM5

Table 14-2 TIMx internal trigger connection

## 14.3.11 Debug mode

When the system enters the debug mode, the timer continues to run or stop according to the setting of the DBG module.

## 14.4 Register description

Name	Access address	Description	Reset value					
R16_TIM1_CTLR1	0x40012C00	Control register1	0x0000					
R16_TIM1_CTLR2	0x40012C04	Control register2	0x0000					
R16_TIM1_SMCFGR	0x40012C08	Slave mode configuration register	0x0000					
R16_TIM1_DMAINTENR	0x40012C0C	DMA/interrupt enable register	0x0000					
R16_TIM1_INTFR	0x40012C10	Interrupt flag register	0x0000					
R16_TIM1_SWEVGR	0x40012C14	Event generation register	0x0000					
R16_TIM1_CHCTLR1	0x40012C18	Compare/capture control register1	0x0000					

Table 14-3 TIM1 related registers

R16_TIM1_CHCTLR2	0x40012C1C	Compare/capture control register2	0x0000
R16_TIM1_CCER	0x40012C20	Compare/capture enable register	0x0000
R16_TIM1_CNT	0x40012C24	Counter	0x0000
R16_TIM1_PSC	0x40012C28	Prescaler	0x0000
R16_TIM1_ATRLR	0x40012C2C	Auto-reload register	0x0000
R16_TIM1_RPTCR	0x40012C30	Repeat count register	0x0000
R16_TIM1_CH1CVR	0x40012C34	Compare/capture register1	0x0000
R16_TIM1_CH2CVR	0x40012C38	Compare/capture register2	0x0000
R16_TIM1_CH3CVR	0x40012C3C	Compare/capture register3	0x0000
R16_TIM1_CH4CVR	0x40012C40	Compare/capture register4	0x0000
R16_TIM1_BDTR	0x40012C44	Break and dead zone register	0x0000
R16_TIM1_DMACFGR	0x40012C48	DMA configuration register	0x0000
R16_TIM1_DMAADR 0x40012C4C		DMA address register in continuous mode	0x0000

## Table 14-4 TIM8 related registers

Name	Access address	Description	Reset value
R16_TIM8_CTLR1	0x40013400	Control register1	0x0000
R16_TIM8_CTLR2	0x40013404	Control register2	0x0000
R16_TIM8_SMCFGR	0x40013408	Slave mode configuration register	0x0000
R16_TIM8_DMAINTENR	0x4001340C	DMA/interrupt enable register	0x0000
R16_TIM8_INTFR	0x40013410	Interrupt flag register	0x0000
R16_TIM8_SWEVGR	0x40013414	Event generation register	0x0000
R16_TIM8_CHCTLR1	0x40013418	Compare/capture control register1	0x0000
R16_TIM8_CHCTLR2	0x4001341C	Compare/capture control register2	0x0000
R16_TIM8_CCER	0x40013420	Compare/capture enable register	0x0000
R16_TIM8_CNT	0x40013424	Counter	0x0000
R16_TIM8_PSC	0x40013428	Prescaler	0x0000
R16_TIM8_ATRLR	0x4001342C	Auto-reload register	0x0000
R16_TIM8_RPTCR	0x40013430	Repeat count register	0x0000
R16_TIM8_CH1CVR	0x40013434	Compare/capture register1	0x0000
R16_TIM8_CH2CVR	0x40013438	Compare/capture register2	0x0000
R16_TIM8_CH3CVR	0x4001343C	Compare/capture register3	0x0000
R16_TIM8_CH4CVR	0x40013440	Compare/capture register4	0x0000
R16_TIM8_BDTR	0x40013444	Break and dead zone register	0x0000
R16_TIM8_DMACFGR	0x40013448	DMA configuration register	0x0000
R16_TIM8_DMAADR	0x4001344C	DMA address register in continuous mode	0x0000

## Table 14-5 TIM9 related registers

Name	Access address	Description	Reset value
R16_TIM9_CTLR1	0x40014C00	Control register1	0x0000
R16_TIM9_CTLR2	0x40014C04	Control register2	0x0000
R16_TIM9_SMCFGR	0x40014C08	Slave mode configuration register	0x0000

		1	
R16_TIM9_DMAINTENR	0x40014C0C	DMA/interrupt enable register	0x0000
R16_TIM9_INTFR	0x40014C10	Interrupt flag register	0x0000
R16_TIM9_SWEVGR	0x40014C14	Event generation register	0x0000
R16_TIM9_CHCTLR1	0x40014C18	Compare/capture control register1	0x0000
R16_TIM9_CHCTLR2	0x40014C1C	Compare/capture control register2	0x0000
R16_TIM9_CCER	0x40014C20	Compare/capture enable register	0x0000
R16_TIM9_CNT	0x40014C24	Counter	0x0000
R16_TIM9_PSC	0x40014C28	Prescaler	0x0000
R16_TIM9_ATRLR	0x40014C2C	Auto-reload register	0x0000
R16_TIM9_RPTCR	0x40014C30	Repeat count register	0x0000
R16_TIM9_CH1CVR	0x40014C34	Compare/capture register1	0x0000
R16_TIM9_CH2CVR	0x40014C38	Compare/capture register2	0x0000
R16_TIM9_CH3CVR	0x40014C3C	Compare/capture register3	0x0000
R16_TIM9_CH4CVR	0x40014C40	Compare/capture register4	0x0000
R16_TIM9_BDTR	0x40014C44	Break and dead zone register	0x0000
R16_TIM9_DMACFGR	0x40014C48	DMA configuration register	0x0000
R16_TIM9_DMAADR	0x40014C4C	DMA address register in continuous mode	0x0000

## Table 14-6 TIM10 related registers

Name	Access address	Description	Reset value
R16_TIM10_CTLR1	0x40015000	Control register1	0x0000
R16_TIM10_CTLR2	0x40015004	Control register2	0x0000
R16_TIM10_SMCFGR	0x40015008	Slave mode configuration register	0x0000
R16_TIM10_DMAINTENR	0x4001500C	DMA/interrupt enable register	0x0000
R16_TIM10_INTFR	0x40015010	Interrupt flag register	0x0000
R16_TIM10_SWEVGR	0x40015014	Event generation register	0x0000
R16_TIM10_CHCTLR1	0x40015018	Compare/capture control register1	0x0000
R16_TIM10_CHCTLR2	0x4001501C	Compare/capture control register2	0x0000
R16_TIM10_CCER	0x40015020	Compare/capture enable register	0x0000
R16_TIM10_CNT	0x40015024	Counter	0x0000
R16_TIM10_PSC	0x40015028	Prescaler	0x0000
R16_TIM10_ATRLR	0x4001502C	Auto-reload register	0x0000
R16_TIM10_RPTCR	0x40015030	Repeat count register	0x0000
R16_TIM10_CH1CVR	0x40015034	Compare/capture register1	0x0000
R16_TIM10_CH2CVR	0x40015038	Compare/capture register2	0x0000
R16_TIM10_CH3CVR	0x4001503C	Compare/capture register3	0x0000
R16_TIM10_CH4CVR	0x40015040	Compare/capture register4	0x0000
R16_TIM10_BDTR	0x40015044	Break and dead zone register	0x0000
R16_TIM10_DMACFGR	0x40015048	DMA configuration register	0x0000
R16_TIM10_DMAADR	0x4001504C	DMA address register in continuous mode	0x0000

# 14.4.1 Control register1 (TIMx\_CTLR1) (x=1/8/9/10)

CH32FV2x	V3x	Reference	Manual

183

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		Rese	erved			CKD	[1:0]	ARP E	CMS	5[1;0]	DIR	OPM	URS	UDIS	CEN

Bit	Name	Access	Description	Reset value
[15:10]	Reserved	RO	Reserved.	0
[9:8]	CKD	RW	These 2 bits define the frequency, dead-zone time of timer clock (CK_INT) and frequency division ratio of sampling clock used for the dead-zone generator and digital filter (ETR,TIx): 00: Tdts=Tck_int 01: Tdts = 2 x Tck_int 10: Tdts = 4 x Tck_int 11: Reserved.	0
7	ARPE	RW	Auto reload and preload enable bit: 1: Auto reload register (ATRLR) enabled; 0: Auto reload register (ATRLR) disabled.	0
[6:5]	CMS	RW	Central alignment mode selection: 00: Edge alignment mode. The counter counts up or down according to the direction bit (DIR). 01: Center alignment mode1. The counter counts up and down alternately. The output comparison interrupt flag bit of the channel configured as an output (CCxS=00 in the CHCTLRx register) is only set when the counter counts down. 10: Center alignment mode2. The counter counts up and down alternately. The output comparison interrupt flag bit of the channel configured as an output (CCxS=00 in the CHCTLRx register) is only set when the counter counts up. 11: Center alignment mode3. The counter counts up and down alternately. The output comparison interrupt flag bit of the channel configured as an output (CCxS=00 in the CHCTLRx register) is only set when the counter counts up. 11: Center alignment mode3. The counter counts up and down alternately. The output comparison interrupt flag bit of the channel configured as an output (CCxS=00 in the CHCTLRx register) is only set when the counter counts up and down. <i>Note: When the counter is enabled (CEN=1), it is not allowed to switch from edge alignment mode to center alignment mode.</i>	0
4	DIR	RW	Counter direction: 0: Upcount; 1: Downcount. Note: When the counter is configured in the center alignment mode or encoder mode, this bit is invalid.	0
3	ОРМ	RW	Single pulse mode:	0

		r			
			1: The counter stops when the next update event		
			(clearing the CEN bit) occurs.		
			0: The counter does not stop when the next update		
			event occurs.		
			Update request source; the software selects the source		
			of UEV event through this bit.		
			1: If the updating interrupt or DMA request is enabled,		
			only the counter overflow/underflow will generate the		
			update interrupt or DMA request;		
2	URS	RW	0: If the update interrupt or DMA request is enabled,	0	
			any of the following events will generate an update		
			interrupt or DMA request.		
			-Counter overflow/underflow		
			-Set the UG bit		
			- Generate update from the mode controller		
			Update disabled. Software allows/disables the		
	UDIS		generation of UEV events through this bit.		
			1: Disable UEV. No update event is generated, and the		
			registers (ARR, PSC, CCRx) maintain their values. If		
			the UG bit is set or a hardware reset is issued from the		
			mode controller, the counter and prescaler will be		
			reinitialized;	0	
1		RW	0: Allow UEV. Update (UEV) events are generated by	0	
			any of the following events:		
			- Counter overflow/underflow		
			-Set the UG bit		
			- Generate update from the mode controller		
			Registers with buffers are loaded with their preloaded		
			values.		
		1	Counter enable:		
			1: Counter enabled;		
			0: Counter disabled.	al 0	
0	CEN	RW	Note: After CEN bit is set by software, the external		
		it.w	clock, gating mode and encoder mode can only work.		
			The trigger mode can automatically set the CEN bit by		
			hardware.		
L	1	1			

## 14.4.2 Control register2 (TIMx\_CTLR2) (x=1/8/9/10)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved	OIS4	OSI3N	OIS3	OSI2N	OIS2	OSI1N	OIS1	TI1S	М	MS[2	:0]	CCDS	CCUS	Reserved	CCPC

Bit	Name	Access	Description	Reset value
15	Reserved	RO	Reserved.	0

14	OIS4	RW	Output idle status 4: 1: If the OC4N is implemented for MOE=0, OC1=1 after dead zone; 0: For MOE=0, if the OC4N is implemented, OC1=0 after dead zone. <i>Note: After levels 1, 2 and 3 have been set for LOCK</i> <i>(TIMx_BDTR register), such bit cannot be modified.</i>	0
13	OSI3N	RW	<ul> <li>During the output idle status 3:</li> <li>1: When MOE=0, OC1N=1 after the dead zone;</li> <li>0: When MOE=0, OC1N=0 after the dead zone.</li> <li>Note: After LOCK (TIMx_BDTR register) levels 1, 2 or 3 have been set, this bit cannot be modified.</li> </ul>	0
12	OIS3	RW	Output idle status 3, refer to OIS4.	0
11	OSI2N	RW	Output idle status 2, refer to OIS3N.	0
10	OIS2	RW	Output idle status 2, refer to OIS4.	0
9	OSI1N	RW	Output idle status 1, refer to OIS3N.	0
8	OIS1	RW	Output idle status 1, refer to OIS4.	0
7	TIIS	RW	<ul><li>TI1 selection:</li><li>1: TIMx_CH1, TIMx_CH2 and TIMx_CH3 pins are connected to TI1 input through XOR;</li><li>0: TIMx_CH1 pin is directly connected to TI1 input.</li></ul>	0
[6:4]	MMS	RW	Master mode selection: These 3 bits are used to select the synchronization information (TRGO) sent to the slave timer in the master mode. The possible combination is as follows: 000: Reset – The UG bit in the TIMx_EGR register is used as a trigger output (TRGO). If it is a reset generated by a trigger input (the slave mode controller is in reset mode), the signal on TRGO will have a delay relative to the actual reset; 001: Enable-the counter enables signal CNT_EN to be used as a trigger output (TRGO). Sometimes, it is necessary to start multiple timers at the same time or control to enable slave timers within a period of time. The counter enable signal is generated by the logical OR of the CEN control bit and the trigger input signal in the gating mode. When the counter enable signal is controlled by the trigger input, there will be a delay on TRGO, unless the master/slave mode is selected (see the description of the MSM bit in the TIMx_SMCR register); 010: Update- An update event is selected as the trigger input (TRGO). For example, the clock of a master timer can be used as a prescaler for a slave timer; 011: Compare pulse-when a capture occurs or a comparison is successful, and the CC1IF flag is to be	0

			set (even if it is already high), the trigger output will	
			set (even if it is aready high), the trigger output win send a positive pulse (TRGO);	
			100: Compare-OC1REF signal is used as trigger	
			output (TRGO);	
			101: Compare-OC2REF signal is used as trigger	
			output (TRGO);	
			110: Compare-OC3REF signal is used as trigger	
			output (TRGO);	
			111: Compare-OC4REF signal is used as trigger	
			output (TRGO).	
			DMA selection of capture/compare	
			1: When an update event occurs, a DMA request of	
3	CCDS	RW	CHxCVR is transferred;	0
			0: When CHxCVR occurs, a DMA request of	
			CHxCVR is generated.	
			Compare/capture control update selection bit.	
			1: If CCPC is set, they can be updated by setting the	
			COM bit or a rising edge on TRGI;	
2	CCUS	RW	0: If CCPC is set, they can only be updated by setting	0
			the COM bit.	
			Note: This bit only works on channels with	
			complementary outputs.	
1	Reserved	RO	Reserved.	0
			Compare/capture preload control bit.	
			1: CCxE, CCxNE and OCxM bits are pre-loaded.	
			After the bits are set, they will only be updated after	
0	CCPC	RW	setting of the COM bit;	0
-			0: CCxE, CCxNE and OCxM bits are not preloaded.	-
			Note: This bit only works on channels with	
			complementary outputs.	
			comprenientary outputs.	

## 14.4.3 Slave mode configuration mode (TIMx\_SMCFGR) (x=1/8/9/10)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ETP	ECE	ETPS	[1:0]		ETF[	[3:0]	-	MSM		TS[2:0]		Reserved	S	MS[2:0	0]

Bit	Name	Access	Description	Reset value
15	ЕТР	RO	ETR trigger polarity selection; this bit selects whether to directly input ETR or input inverted ETR. 1: ETR inverted, active at low level or falling edge; 0: ETR, valid at high level or rising edge.	0
14	ECE	RW	External clock mode 2 enable selection: 1: Enable the external clock mode 2; 2: Disable the external clock mode 2.	0

			Note 1: Slave mode can be used simultaneously with external clock mode 2: reset mode, gating mode and trigger mode; however, TRGI cannot be connected to ETRF at this time (TS bit cannot be '111'). Note 2: When both external clock mode 1 and external clock mode 2 are enabled at the same time, the input of the external clock will be ETRF.	
[13:12]	ETPS	RW	External trigger prescaler (ETRP); the frequency must be at most 1/4 of TIMxCLK frequency, and the frequency can be reduced through this domain: 00: Prescale OFF; 01: ETRP frequency divided by 2; 10: ETRP frequency divided by 4; 11: ETRP frequency divided by 8.	0
[11:8]	ETF	RW	External trigger filtering. In fact, the digital filter is an event counter. N events are needed to validate a transition on the output. 0000: No filter, sampling is done at Fdts; 0001: Fsampling=Fck_int, N=2; 0010: Fsampling=Fck_int, N=4; 0011: Fsampling=Fck_int, N=8; 0100: Fsampling=Fdts/2, N=6; 0101: Fsampling=Fdts/2, N=6; 0101: Fsampling=Fdts/4, N=6; 0111: Fsampling=Fdts/4, N=6; 1010: Fsampling=Fdts/8, N=6; 1000: Fsampling=Fdts/8, N=8; 1000: Fsampling=Fdts/16, N=5; 1011: Fsampling=Fdts/16, N=6; 1100: Fsampling=Fdts/16, N=6; 1100: Fsampling=Fdts/16, N=6; 1101: Fsampling=Fdts/32, N=5; 1110: Fsampling=Fdts/32, N=8;	0
7	MSM	RW	Master/Slave mode selection: 1: The event on the trigger input (TRGI) is delayed to allow perfect synchronization between the current timer (via TRGO) and its slave timer. This is very useful when it is required to synchronize several timers to a single external event; 0: Not effect.	0
[6:4]	TS	RW	Trigger selection bits. Select the trigger input source used to synchronize the counter through these 3 bits: 000: Internal trigger0 (ITR0); 001: Internal trigger1 (ITR1); 010: Internal trigger2 (ITR2); 011: Internal trigger3 (ITR3);	0

3	Reserved	RO	<ul> <li>100: Edge detector of TI1 (TI1F_ED);</li> <li>101: Timer input1 after filtering (TI1FP1);</li> <li>110: Timer input2 after filtering (TI2FP2);</li> <li>111: External trigger input (ETRF).</li> <li>The values can be changed only when SMS is 0.</li> <li><i>Note: See Table 14-2 for details.</i></li> <li>Reserved.</li> <li>Input mode selection. Select the clock and trigger mode of the core counter.</li> <li>000: Driven by the internal clock CK_INT;</li> <li>001: Encoder mode 1; according to the level of TI1FP1, the core counter counts up or down on the edge of TI2FP2;</li> <li>010: Encoder mode 2; according to the level of TI2FP2, the core counter counts up or down on the</li> </ul>	
[2:0]	SMS	RW	edge of TI1FP1; 011: Encoder mode 3; according to the input level of another signal, the core counter counts up and down on the edge of TI1FP1 and TI2FP2; 100: Reset mode; the rising edge of the trigger input (TRGI) will initialize the counter and generate a signal for updating the register; 101: Gating mode; when the trigger input (TRGI) is high, the clock of the counter will be turned on; when the trigger input becomes low, the counter will stop, and the start and stop of the counter will be controlled; 110: Trigger mode; the counter starts on the rising edge of the trigger input TRGI, and only the start of the counter is controlled; 111: External clock mode 1; the rising edge of the selected trigger input (TRGI) drives the counter.	0

## 14.4.4 DMA/interrupt enable register (TIMx\_DMAINTENR) (x=1/8/9/10)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserve	TD	COMD	CC4D	CC3D	CC2D	CC1D	UD	BI	TI	COMI	CC4I	CC3I	CC2I	CC1I	UI
d	E	E	E	E	E	E	E	E	E	E	E	E	E	E	E

Bit	Name	Access	Description	Reset value
15	Reserved	RO	Reserved.	0
14	TDE		Trigger DMA request enable bit. 1:Trigger DMA request enabled; 0: Trigger DMA request disabled.	0
13	COMDE	RW	DMA request enable bit of COM.	0

			1: DMA request of COM enabled;	
			0: DMA request of COM disabled.	
10	CCADE	DUV	DMA request enable bit of compare/capture4.	01
12	CC4DE	RW	1: DMA request of compare/capture4 enabled;	0b
			0: DMA request of compare/capture4 disabled.	
			DMA request enable bit of compare/capture3.	
11	CC3DE	RW	1: DMA request of compare/capture3 enabled;	0
			0: DMA request of compare/capture3 disabled.	
			DMA request enable bit of compare/capture2.	
10	CC2DE	RW	1: DMA request of compare/capture2 enabled;	0
			0: DMA request of compare/capture2 disabled.	
			DMA request enable bit of compare/capture1.	
9	CC1DE	RW	1: DMA request of compare/capture1 enabled;	0
			0: DMA request of compare/capture1 disabled.	
			Update DMA request enable bit.	
8	UDE	RW	1: Update DMA request enable bit enabled.	0b
			0: Update DMA request enable bit disabled.	
			Break interrupt enable bit.	
7	BIE	RW	1: Break interrupt enabled;	0
,	DIL	1011	0: Break interrupt disabled.	Ű
			Trigger interrupt enable bit.	
6	TIE	RW	1: Trigger interrupt enabled;	0
0	TIL	IX VV	0: Trigger interrupt disabled.	0
			COM interrupt enable bit.	
5	COMIE	RW	1: COM interrupt enabled;	0
5	COMIE	K W	0: COM interrupt disabled.	0
			-	
4	COATE	DW	Interrupt enable bit of compare/capture4.	0
4	CC4IE	RW	1: Interrupt of compare/capture4 enabled;	0
			0: Interrupt of compare/capture4 disabled.	
			Interrupt enable bit of compare/capture3.	
3	CC3IE	RW	1: Interrupt of compare/capture3 enabled;	0
			0: Interrupt of compare/capture3 disabled.	
			Interrupt enable bit of compare/capture2.	
2	CC2IE	RW	1:Interrupt of compare/capture2 enabled;	0
			0: Interrupt of compare/capture2 disabled.	
			Interrupt enable bit of compare/capture1.	
1	CC1IE	RW	1: Interrupt of compare/capture1 enabled;	0
			0: Interrupt of compare/capture1 disabled.	
			Update interrupt enable bit.	
0	UIE	RW	1: Update interrupt enabled;	0
			0: Update interrupt disabled.	

# 14.4.5 Interrupt flag register (TIMx\_INTFR) (x=1/8/9/10)

# 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Reserved CC40F CC30F CC20F CC10F Reserved BIF TIF COMIF CC4IF CC2IF CC1IF UIF

Bit	Name	Access	Description	Reset value
[15:13]	Reserved	RO	Reserved.	0
12	CC4OF	RW0	Overcapture flag bit of compare/capture 4.	0
11	CC3OF	RW0	Overcapture flag bit of compare/capture 3.	0
10	CC2OF	RW0	Overcapture flag bit of compare/capture 2.	0
9	CC10F	RW0	Overcapture flag bit of compare/capture 1 is only used when the compare/capture is configured in the input capture mode. This flag bit is set by hardware, and cleared by writing 0 by software. 1: When the value of counter is captured into compare/capture register, status of CC1IF has been set; 0: No overcapture is generated.	0Ь
8	保留	RO	Reserved.	0
7	BIF	RW0	<ul><li>Break interrupt flag bit, once the break input is valid, the bit is set by hardware and cleared by software.</li><li>1: The set effective level is detected on break pin input;</li><li>0: No break event is generated.</li></ul>	0
6	TIF	RW0	Trigger interrupt flag bit; when a trigger event occurs, set by hardware and cleared by software. Trigger events include the detection of a valid edge at the TRGI input terminal from modes other than gating mode, or any edge in gating mode. 1: Trigger event occurs; 0: No trigger event occurs.	0
5	COMIF	RW0	COM interrupt flag bit; once a COM event occurs, this bit is set by hardware and cleared by software. COM interrupt flag bit; once a COM event occurs, this bit is set by hardware and cleared by software. 1: A COM event occurs; 2. No COM event occurs.	0
4	CC4IF	RW0	Interrupt flag bit of compare/capture 4.	0
3	CC3IF	RW0	Interrupt flag bit of compare/capture 3.	0
2	CC2IF	RW0	Interrupt flag bit of compare/capture 2.	0
1	CC1IF	RW0	Interrupt flag bit of compare/capture 1. If the compare/capture is configured as output mode: This bit is set by hardware when the counter value matches the comparison value, except in the center symmetric mode. This bit is cleared by software. 1: The value of the core counter matches the value of	0

the compare/capture register 1; 0: no match occurs.If the compare/capture is configured as input mode:This bit is set by hardware when a capture eventoccurs, and it is cleared by software or cleared byreading the compare/capture register.1: The counter value has been captured by thecompare/capture register 1;	
This bit is set by hardware when a capture event occurs, and it is cleared by software or cleared by reading the compare/capture register. 1: The counter value has been captured by the compare/capture register 1;	
occurs, and it is cleared by software or cleared by reading the compare/capture register. 1: The counter value has been captured by the compare/capture register 1;	
reading the compare/capture register. 1: The counter value has been captured by the compare/capture register 1;	
1: The counter value has been captured by the compare/capture register 1;	
compare/capture register 1;	
0: No input capture is generated.	
Update interrupt flag bit. When an update event	
occurs, this bit is set by hardware and cleared by	
software.	
1: Update interrupt is generated;	
0: No update interrupt is generated.	
The update event occurs in case of the following	
0 UIF RW0 circumstances: 0	
For UDIS=0, when the repeated counter value	
overflows or underflows;	
For URS=0, UDIS=0, when the UG bit is set, or when	
the counter core is reinitialized by software;	
For URS=0, UDIS=0, when the counter CNT is	
reinitialized by a trigger event;	

# **14.4.6 Event generation register (TIMx\_SWEVGR) (x=1/8/9/10)** Offset address: 0x14

1	5	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				Rese	rved				BG	TG	COMG	CC4G	CC3G	CC2G	CC1G	UG

Bit	Name	Access	Description	Reset value
[15:8]	Reserved	RO	Reserved.	0
7	BG	WO	<ul> <li>Break event generation bit; this bit is set and cleared by software to generate a break event.</li> <li>1: A break event is generated. At this time, MOE=0, BIF=1; if the corresponding interrupt and DMA are enabled, the corresponding interrupt and DMA will be generated;</li> <li>0: No effect.</li> </ul>	0
6	TG	WO	Trigger event generation bit; this bit is set by software and cleared by hardware to generate a trigger event. 1: Generate a trigger event; if TIF is set and the corresponding interrupt and DMA are enabled, the corresponding interrupt and DMA will be generated; 0: No effect.	0
5	COMG	WO WO	Compare/capture control update generation bit. Generating compare/capture control update event.	0

<b></b>				
			This bit is set by software and cleared automatically	
			by hardware.	
			1: When CCPC=1, it is allowed to update the CCxE,	
			CCxNE and OCxM bits;	
			0: No effect.	
			Note: This bit is only valid for channels with	
			complementary outputs (channels 1, 2 and 3).	
4	CC4G	WO	Compare/capture event generates bit4. Generating	0
4	CC40	wo	compare/capture event 4.	0
2	6626	WO	Compare/capture event generates bit3. Generating the	0
3	CC3G	WO	compare/capture event 3.	0
			Compare/capture event generates bit2. Generating	<u>^</u>
2	CC2G	WO	compare/capture event 2.	0
			Compare/capture event generates bit1. Generating	
			compare/capture event 1.	
			This bit is set by software and cleared by hardware. It	
			is used to generate a compare/capture event.	
			1: Generating a compare/capture event on the	
			compare/capture 1:	
			If the compare/capture 1 is configured as output:	
			CC1IF bit is set. If the corresponding interrupt and	
1	CC1G	WO	DMA are enabled, the corresponding interrupt and	0
1	CCIG			0
			DMA is generated;	
			If the compare/capture is configured as input:	
			The current core counter value is captured to	
			compare/capture register 1; set the CC1IF bit, if the	
			corresponding interrupt and DMA are enabled, the	
			corresponding interrupt and DMA is generated. If the	
			CC1IF bit has been set, set the CC1OF bit.	
			0: No effect.	
			The update event generation bit generates the update	
			event. This bit is set by software and cleared	
			automatically by hardware.	
			1: Initialize the counter and generate an update event;	
			0: No effect.	
0	UG	WO	Note: The counter of prescaler is also cleared, but the	0
			prescaler factor remains unchanged. In centro	
			symmetric mode or up-counting mode, the core	
			counter will be cleared; in the down-counting mode,	
			the core counter will take the value of the reload value	
			register.	
	1		-	

## 14.4.7 Compare/capture control register1 (TIMx\_CHCTLR1) (x=1/8/9/10)

Offset address: 0x18

The channel can be used for input (capture mode) or output (comparison mode), and the direction of the channel is defined by the corresponding CCxS bit. The functions of other bits of this register are different in

input and output modes. OCxx describes the function of the channel in output mode, and ICxx describes the function of the channel in input mode.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
OC2CE	00	C2M[2	:0]	OC2PE	OC2FE	000	1 01	OC1CE	00	C1M[2	2:0]	OC1PE	OC1FE	0010	GE1 01
]	C2F[.	3:0]		IC2PS	C[1:0]	CC2S	5[1:0]	Ι	C1F[	3:0]		IC1PS	C[1:0]	CCR	S[1:0]

Compare mode (pin direction is output):

Bit	Name	Access	Description	Reset value
15	OC2CE	RW	<ul><li>Clear enable bit of compare/capture 2.</li><li>1: Once the ETRF input high level is detected, clear the OC2REF bit to zero;</li><li>0: OC2REF is not affected by the ETRF input.</li></ul>	0
[14:12]	OC2M	RW	Mode setting of compare/capture 2. The 3 bits define the action of the output reference signal OC2REF, and OC2REF determines the value of OC2 and OC2N. OC2REF is active at high level, while the active level of OC2 and OC2N depends on the CC2P and CC2NP bits. 000: Frozen. The comparison value between the value of the compare/capture register and the core counter has no effect on OC1REF; 001: Forced to be an effective level. When the core counter and compare/capture register 1 have the same value, force OC1REF to be high; 010: Set as inactive level by force. When the value of the core counter is the same as compare/capture register 1, force OC1REF to be low; 011: Overturn. When the core counter and compare/capture register 1 have the same value, overturn the level of OC1REF; 100: Force to be inactive level. Force OC1REF to be low. 101: Force to be inactive level. Force OC1REF to be high. 110: PWM mode 1: When counting up, once the core counter is greater than the value of the compare/capture register, channel 1 will be at inactive level. Otherwise, it will be at active level. When counting down, once the core counter is greater than the value of the compare/capture register, channel 1 will be at inactive level. 111: PWM mode 2: When counting up, once the core counter is greater than the value of the core counter is greater than the value of the compare/capture register, channel 1 will be at inactive level.	0

			level. Otherwise, it will be at inactive level. When	
			counting down, once the core counter is greater than the value of the compare/capture register, channel 1	
			will be at inactive level. Otherwise, it will be at active	
			level (OC1REF=1).	
			<i>Note: Once the LOCK level is set to 3 and CC1S=00b,</i>	
			this bit cannot be modified. In PWM mode 1 or PWM	
			mode 2, the OCIREF level changes only when	
			compare result changes or when switching from	
			freezing mode to PWM mode in the output comparison	
			mode.	
			<ul><li>Preload enable bit of compare/capture register 2.</li><li>1: Enable the preload function of the comparison</li></ul>	
			capture register. Read and write operations are only	
			made on the preload register. The preload value of the	
			compare/capture register 1 is loaded into the current	
			shadow register when the update event arrives;	
		DW	0: Disable the preload function of capture register 2; it	0
11	OC2PE	RW	can be written to compare/capture register 2 at any	0
			time, and the newly written value will take effect	
			immediately.	
			Note: Once the LOCK level is set to 3 and CC1S=00,	
			this bit cannot be modified; only in single pulse mode	
			(OPM=1) you can use PWM mode without confirming	
			the preload register; otherwise its action is uncertain.	
			Compare/capture 2 fast enable bit; this bit is used to	
			speed up the response of the compare/capture output	
			to the trigger input event.	
			1: The effect of the valid edge inputted to the trigger is like a comparison match. Therefore, OC is set to the	
			comparison level regardless of the comparison result.	
			The delay between the valid edge of the sampling	
			trigger and the output of the compare/capture 2 is	
10	OC2FE	RW	shortened to 3 clock cycles;	0
			0: According to the value of counter and	
			compare/capture register 2, compare/capture 2	
			operates normally, even if the trigger is turned on.	
			When the input of the trigger has a valid edge, the	
			minimum delay for activating the output of the	
			compare/capture 2 will be 5 clock cycles.	
			OC2FE only works when the channel is configured in	
			PWM1 or PWM2 mode.	
			Input selection of compare/capture 2.	
[9:8]	CC2S	RW	00: Compare/capture 2 is configured as output;	0
			01: Compare/capture 2 is configured as input, and IC2	
			is mapped on TI2;	

			10: Compare/capture 2 is configured as input, and IC2	
			is mapped on TI1;	
			11: Compare/capture 2 is configured as an input, and	
			IC2 is mapped on TRC. This mode only works when	
			the internal trigger input is selected (selected by TS	
			bit).	
			Note: Compare/capture 2 is only writable when the	
			channel is switched off (CC2E is zero).	
7	OC1CE	RW	Compare/capture 1 clear enable bit.	0
[6:4]	OC1M	RW	Mode setting bits of compare/capture 1.	0
3	OC1PE	RW	Preload enable bit of compare/capture register 1.	0
2	OC1FE	RW	Fast enable bit of compare/capture 1.	0
[1:0]	CC1S	RW	Input selection bits of compare/capture 1.	0

Capture mode (pin direction is input):

Bit	Name	Access	Description	Reset value
[15:12]	IC2F	RW	Input capture2 filter configuration bits; these bits set the sampling frequency and digital filter length of TI1 input. The digital filter is composed of an event counter, in which N events are needed to validate a transition on the output. 0000: No filter, sampling is done at Fdts; 1000: Fsampling=Fdts/8, N=6; 0001: Fsampling=Fdts/8, N=6; 0001: Fsampling=Fdts/8, N=8; 0010: Fsampling=Fdts/8, N=8; 0010: Fsampling=Fdts/16, N=5; 0011: Fsampling=fdts/16, N=5; 0011: Fsampling=fdts/16, N=6; 0100: Fsampling=Fdts/2, N=6; 1100: Fsampling=Fdts/2, N=8; 1101: Fsampling=Fdts/32, N=5; 0110: Fsampling=Fdts/4, N=6; 1110: Fsampling=Fdts/32, N=6; 0111: Fsampling=Fdts/4, N=8; 1111: Fsampling=Fdts/4, N=8;	0
[11:10]	IC2PSC	RW	Compare/capture 2 prescaler configuration bits; these 2 bits define prescaler factor of compare/capture 2. Once CC1E=0, the prescaler will be reset. 00: No prescaler, each edge detected on the capture input port triggers a capture; 01: Trigger a capture every 2 events; 10: Trigger a capture every 4 events; 11: Trigger a capture every 8 events;	0

[9:8]	CC2S	RW	Compare/capture 2 input selection bits. These 2 bits define the direction of the channel (input/output) and the selection of input pins. 00: Compare/capture 1 is configured as output; 01: Compare/capture 1 is configured as input, and IC1 is mapped on TI1; 10: Compare/capture 1 is configured as input, and IC1 is mapped on TI2; 11: Compare/capture 1 is configured as an input, and IC1 is mapped on TRC. This mode only works when the internal trigger input is selected (selected by the TS bit). Note: CC1S is writable only when the channel is closed (CC1E is 0).	0
[7:4]	IC1F	RW	Input capture1 filter configuration bits.	0
[3:2]	IC1PSC	RW	Prescale configuration bits of compare/capture 1.	0
[1:0]	CC1S	RW	Input selection bits of compare/capture 1.	0

## 14.4.8 Compare/capture control register2 (TIMx\_CHCTLR2) (x=1/8/9/10)

Offset address: 0x1C

The channel can be used for input (capture mode) or output (compare mode), and the direction of the channel is defined by the corresponding CCxS bit. The functions of other bits of this register are different in input and output modes. OCxx describes the function of the channel in output mode, and ICxx describes the function of the channel in input mode.

15	5	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
OC4	CE	00	24M[2	:0]	OC4PE	OC4FE	0040	1 01	OC3CE	00	C3M[2	2:0]	OC3PE	OC3FE	action	251 01
	I	C4F[3	3:0]		IC4PS	C[1:0]	CC4S	5[1:0]		C3F[	[3:0]		IC3PS	C[1:0]	CC38	S[1:0]

Compare mode (pin direction is output):

Bit	Name	Access	Description	Reset value
15	OC4CE	RW	Clear enable bit of compare/capture 4.	0
[14:12]	OC4M	RW	Mode setting of compare/capture 4.	0
11	OC4PE	RW	Preload enable bit of compare/capture register 4.	0
10	OC4FE	RW	Fast enable bit of compare/capture 4.	0
[9:8]	CC4S	RW	Input selection of compare/capture 4.	0
7	OC3CE	RW	Clear enable bit of compare/capture 3.	0
[6:4]	OC3M	RW	Mode setting of compare/capture 3.	0
3	OC3PE	RW	Preload enable bit of compare/capture register 3.	0
2	OC3FE	RW	Fast enable bit of compare/capture 3.	0
[1:0]	CC3S	RW	Input selection of compare/capture 3.	0

Capture mode (pin direction is input):

Bit	Name	Access	Description	Reset value
[15:12]	IC4F	RW	Input capture 4 filter configuration.	0
[11:10]	IC4PSC	RW	Prescale configuration of compare/capture 4.	0
[9:8]	CC4S	RW	Input selection of compare/capture 4.	0
[7:4]	IC3F	RW	Input capture 3 filter configuration.	0
[3:2]	IC3PSC	RW	Prescale configuration of compare/capture 3.	0
[1:0]	CC3S	RW	Input selection of compare/capture 3.	0

## 14.4.9 Compare/capture enable register (TIMx\_CCER) (x=1/8/9/10)

Offset address: 0x20

15 14				- •	-	-			-		-	=		-
Reserve	CC4	CC4	CC3N	CC3N	CC3	CC3	CC2N	CC2N	CC2	CC2	CC1N	CC1N	CC1	CC1
d	P	E	P	E	P	E	P	E	P	E	P	E	P	E

Bit	Name	Access	Description	Reset value
[15:14]	Reserved	RO	Reserved.	0
13	CC4P	RW	Output polarity setting bit of compare/capture 4.	0
12	CC4E	RW	Output enable bit of compare/capture 4.	0
11	CC3NP	RW	Complementary output polarity setting bit of compare/capture 3.	0
10	CC3NE	RW	Complementary output enable bit of compare/capture 3.	0
9	CC3P	RW	Output polarity setting bit of compare/capture 3.	0
8	CC3E	RW	Output enable bit of compare/capture 3.	0
7	CC2NP	RW	Complementary output polarity setting bit of compare/capture 2.	0
6	CC2NE	RW	Complementary output enable bit of compare/capture 3.	0
5	CC2P	RW	Output polarity setting bit of compare/capture 2.	0
4	CC2E	RW	Output enable bit of compare/capture 2.	0
3	CC1NP	RW	Complementary output polarity setting bit of compare/capture 1.	0
2	CC1NE	RW	Complementary output enable bit of compare/capture 1.	0
1	CC1P	RW	Output polarity setting bit of compare/capture 1.	0
0	CC1E	RW	Output enable bit of compare/capture 1.	0

## 14.4.10 Counter of advanced-control timer (TIMx\_CNT) (x=1/8/9/10)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
								[15:0]							

Bit	Name	Access	Description	Reset value
[15:0]	CNT	RW	Real-time value of timer counter.	0

## 14.4.11 Count clock prescaler (TIMx\_PSC) (x=1/8/9/10)

Offset address: 0x28

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							PSC[	[15:0]							

Bit	Name	Access	Description	Reset value
[15:0]	PSC	RW	The frequency division factor of the timer's prescaler; the clock frequency of the counter is equal to the input frequency of the divider/(PSC+1).	

## 14.4.12 Auto reload register (TIMx\_ATRLR) (x=1/8/9/10)

Offset address: 0x2C

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							ATRL	R[15:0]				-	-		

Bit	Name	Access	Description	Reset value
[15:0]	ATRLR	RW	The value of these bits is loaded into the counter. Please refer to Section 14.2.3 for ATRLR acting and update time; when ATRLR is empty, the counter will stop.	0

## 14.4.13 Repeat count register (TIMx\_RPTCR) (x=1/8/9/10)

Offset address: 0x30

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			Rese	erved							RPTC	R[7:0]			

Bit	Name	Access	Description	Reset value
[15:8]	Reserved	RO	Reserved.	0
[7:0]	RPTCR	RW	Repeated counter value.	0

## 14.4.14 Compare/capture register1 (TIMx\_CH1CVR) (x=1/8/9/10)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						(		'R[15:0	]						

Bit	Name	Access	Description	Reset value
[15:0]	CH1CVR	RW	Value of compare/capture register channel 1.	0

## 14.4.15 Compare/capture register2 (TIMx\_CH2CVR) (x=1/8/9/10)

Offset address: 0x38

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						(	CH2CV	R[15:0	)]						

Bit	Name	Access	Description	Reset value
[15:0]	CH2CVR	RW	Value of compare/capture register channel 2.	0

## 14.4.16 Compare/capture register3 (TIMx\_CH3CVR) (x=1/8/9/10)

Offset address: 0x3C

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						C	CH3CV	R [15:0	)]						

Bit	Name	Access	Description	Reset value
[15:0]	CH3CVR	RW	Value of compare/capture register channel 3.	0

## 14.4.17 Compare/capture register4 (TIMx\_CH4CVR) (x=1/8/9/10)

Offset address: 0x40

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						C	CH4CV	R [15:0	)]						

Bit	Name	Access	Description	Reset value
[15:0]	CH4CVR	RW	Value of compare/capture register channel 4.	0

## 14.4.18 Break and dead zone register (TIMx\_BDTR) (x=1/8/9/10)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MOE	AOE	BKP	BKE	OSSR	OSSI	LOCK	<b>X</b> [1:0]				DTG	[7:0]			

Bit	Name	Access	Description				
15	MOE	RW	Master output enable bit. Once a break signal is effective, it will be cleared asynchronously. 1: Enable to set OCx and OCxN as output; 0: Disable the output of OCx and OCxN or setting it to idle status by force.	0			
14	AOE	RW	Automatic output enable. 1: MOE can be set by software or set in the next update event;	0			

			0: MOE can only be set by software.						
			Break input polarity setting bit.						
			1: Break input active at high level;						
			0: Break input active at low level.						
13	BKP	RW	Note: When LOCK level 1 is set, this bit cannot be	0					
			modified. Writing to this bit requires an APB clock to						
			take effect.						
			Break function enable bit.						
			1: Enable break input;						
			0: Disable break input.						
12	BKE	RW	Note: When LOCK level 1 is set, this bit cannot be	0					
			modified. Writing to this bit requires an APB clock to						
			take effect.						
			1: When the timer is not working, once CCxE=1 or						
			CCxNE=1, firstly turn on OC/OCN and output an						
			inactive level, and then set the OCx and OCxN to						
l			enable output signal =1;						
11	11 OSSR	RW	0: Disable OC/OCN output when the timer is not	0					
			working.						
			Note: When LOCK level 1 is set, this bit cannot be						
			modified.						
			1: When the timer is not working, once CCxE=1 or						
			CCxNE=1, OC/OCN will firstly output its idle level,						
			and then OCx, OCxN will enable output is interevel,						
10	OSSI	RW	0: Disable OC/OCN output when the timer is not	0					
10	0001	IX W	working.	U					
			Note: When LOCK level 1 is set, this bit cannot be						
			modified.						
			Lock function setting.						
			00: Switching off the lock function;						
			01: Lock level 1; DTG, BKE, BKP, AOE, OISx and						
			OISxN bits cannot be written;						
			10: Lock level 2; you cannot write the bits in lock						
			level 1, nor can you write the CC polarity bit, OSSR						
[9:8]	LOCK	RW	and OSSI bits;	0					
			11: Lock level 3; you cannot write each bit in lock						
			level 2, nor can you write the CC control bit.						
			-						
		Note: After the system is reset, the LOCK bit can only be written once, and cannot be modified again until							
			reset.						
			10001.						

[7:0]	DTG	RW	Dead zone setting bits; these bits define the duration of the dead zone between complementary outputs. Assume that DT represents its duration: DTG[7:5]=0xx=>DT=DTG[7:0]*Tdtg, Tdtg=TDTS; DTG[7:5]=10x=>DT=(64+DTG[5:0])*Tdtg, Tdtg= 2*TDTS; DTG[7:5]=110=>DT=(32+DTG[4:0])*Tdtg, Tdtg =8 ×TDTS; DTG[7:5]=111=>DT=(32+DTG[4:0])*Tdtg, Tdtg =16 *TDTS.	0
-------	-----	----	--	---

## 14.4.19 DMA configuration register (TIMx\_DMACFGR) (x=1/8/9/10)

Offset address: 0x48

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	eserve	d		D	BL[4:0	]		R	leserve	d		D	BA[4:(	)]	

Bit	Name	Access	Description	Reset value
[15:13]	Reserved	RO	Reserved.	0
[12:8]	DBL	RW	Length of DMA continuous transfer; the actual value is the value of these bits + 1.	0
[7:5]	Reserved	RO	Reserved.	0
[4:0]	DBA	RW	These bits define the offset of DMA from the address of control register1 in continuous mode.	0

## 14.4.20 DMA address register in continuous mode (TIMx\_DMAADR) (x=1/8/9/10)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			-			D	MAAI	- DR[15:	0]	-	-	-	-	-	-

Bit	Name	Access	Description	Reset value
[15:0]	DMAADR	RW	DMA address in continuous mode.	0

# **Chapter 15 General-purpose Timer (GPTM)**

## This chapter applies to the whole family of CH32F2x, CH32V2x and CH32V3x.

The general-purpose timer module contains a 16-bit timer (TIM2, TIM3, TIM4 and TIM5) that can be automatically reloaded to measure pulse width or generate specific frequency pulse and PWM wave, etc. It can be used for automatic control and power.


## 15.1 Main features

General purpose timer (TIM1/8/9/10) features include:

- 16-bit automatic reload counter, supports upcount, downcount and up/down-count
- 16-bit prescaler; the frequency division factor is dynamically adjustable from 1 to 65536
- Four independent compare/captures
- Each compare/capture supports multiple working modes, such as: input capture, output comparison, PWM generation and single pulse output
- External signal to control timer
- DMA generation in multiple modes

## **15.2 Principle and structure**





## 15.2.1 Overview

As shown in Figure 15-1, the structure of the general-purpose timer can be roughly divided into 3 parts: Input clock part, core counter part and compare/capture part.

The general-purpose timer clock can come from AHB bus clock (CK\_INT), external clock input pin

(TIMx\_ETR), other timers with clock output function (ITRx), or the input end of compare capture channel (TIMx\_CHx). These input clock signals will become CK\_PSC clocks after various set filtering and frequency division operations, and will output to the core counterpart. In addition, these complex clock sources can also be output as TRGO to other peripherals such as timer, ADC and DAC.

The core of the general-purpose timer is a 16-bit counter (CNT). After CK\_PSC is divided by the prescaler (PSC), it becomes CK\_CNT and finally outputs to CNT. CNT supports up-counting mode, down-counting mode and up/down counting mode, and there is an automatic reload value register (ATRLR). After each counting cycle is completed, CNT will be reloaded with the initial value.

The general-purpose timer has 4 groups of compare/captures. On each group of compare/capture, pulses can be inputted from its dedicated pins or output waveforms to the pins, i.e., the compare/captures support input and output modes. The input of each channel of the compare/capture register supports operations such as filtering, frequency division and edge detection, and supports mutual triggering between channels, and can also provide a clock for the core counter CNT. Each compare/capture has a set of compare/capture register (CHxCVR), which supports comparison with the main counter (CNT) so as to output pulse.


## 15.2.2 Difference between general-purpose timer and advanced-control timer


Compared with the advanced-control timer, the general-purpose timer is lack of the following functions:

- 1) The general-purpose timer lacks a repeated counting register that counts the count cycle of core counter.
- 2) The compare/capture of general-purpose timer lacks dead zone generation and has no complementary output.
- 3) The general-purpose timer has no break signal mechanism.
- 4) The default clock CK\_INT of the general-purpose timer comes from APB2, while the CK\_INT of the advanced-control timer comes from APB1.

## 15.2.3 Clock input

This section describes the source of CK\_PSC. The clock source part of the general structure block diagram of the general-purpose timer is abstracted here.





The available input clocks can be divided into 4 categories:

- 1) The route of external clock pin (ETR) input: ETR $\rightarrow$ ETRP $\rightarrow$ ETRF;
- 2) Internal APB clock input route: CK INT;
- 3) The route from the compare/capture pin (TIMx\_CHx): TIMx\_CHx→TIx→TIxFPx; this route is also used in encoder mode;
- 4) Input from other internal timers: ITRx.

The actual operation can be divided into 3 categories by determining the input pulse selection of the SMS from the CK PSC source:

- 1) Select the internal clock source (CK\_INT);
- 2) External clock source mode 1;
- 3) External clock source mode 2;
- 4) Encoder code.

The 4 clock sources mentioned above can be selected by these 4 operations.

#### 15.2.3.1 Internal clock source (CK\_INT)

If the general-purpose timer is started when the SMS domain is kept at 000b, then the internal clock source (CK INT) is selected as the clock. At this moment, CK INT is CK PSC.

#### 15.2.3.2 External clock source mode1

If SMS is set to 111b, the external clock source mode1 is enabled. When external clock source mode1 is enabled, TRGI is selected as the source of CK\_PSC. It is worth noting that the user needs to configure TS to select the source of TRGI. For TS, the following pulses can be used as the clock source:

1) Internal Trigger (ITRx, x is 0,1,2,3);

- 2) Signal of compare/capture1 after passing through the edge detector (TI1F\_ED);
- 3) Signals TI1FP1 and TI2FP2 of compare/capture;
- 4) Signal ETRF from external clock pin.

#### 15.2.3.3 External clock source mode2

Use external trigger mode2 to count on every rising or falling edge of the external clock pin input. When the ECE bit is set, the external clock source mode2 is enabled. When the external clock source mode2 is enabled, ETRF is selected as CK\_PSC. The ETR pin passes through the optional inverter (ETP) and frequency divider (ETPS) to become ETRP, and then passes through the filter (ETF) to become ETRF.

When the ECE bit is set and the SMS is set to 111b, it means that the TS selects ETRF as the input.

#### 15.2.3.4 Encoder mode


Set SMS as 001b, 010b and 011b to enable the encoder mode. After enable the encoder mode, you may choose to use another transition edge as a signal for signal output at a certain level in TI1FP1 and TI2FP2. This mode is used when the external encoder is used. Refer to Section14.3.9 for the specific functions.

#### 15.2.4 Counter and periphery

CK\_PSC inputs to the prescaler (PSC) for frequency division. PSC has 16 bits, and the actual frequency division factor is equivalent to the value of R16\_TIMx\_PSC+1. CK\_PSC becomes CK\_INT through PSC. The changed value of R16\_TIM1\_PSC does not take effect in real time, but can be updated to the PSC after the update event. Update events include clearing and resetting the UG bit.

## **15.2.5** Compare/capture channel

The compare/capture is the core of the timer to achieve complex functions. Its core is the compare/capture register, supplemented by the digital filtering of the peripheral input part, frequency division and channel multiplexing, the output part comparator and output control. The block diagram of the compare/capture is as shown in Figure 15-3.



After the signal is input from the channel x pin, it can be selected as TIx (the source of TI1 may be more than CH1. See Figure 14-1 timer block diagram). TI1 passes through the filter (ICF[3:0]) to generate TI1F, and then is divided into TI1F\_Rising and TI1F\_Falling after passing through the edge detector. These 2 signals are selected (CC1P) to generate TI1FP1, and TI1FP1 and TI2FP1 from channel 2 are sent to CC1S together to be selected as IC1, and then sent to the compare/capture register after going through the ICPS frequency division.

The compare/capture register is composed of preload register and shadow register, and only the preload register is operated during reading and writing. In the capture mode, the capture occurs on the shadow register, and then copied to the preload register; in the comparison mode, the content of the preload register is copied to the shadow register, and then the content of the shadow register is compared with the core counter (CNT).

## **15.3 Function and implementation**

The general-purpose timer complex functions are implemented by the operation of compare/capture channel, clock input circuit, counter and peripheral parts of the timer. The timer's clock input can come from multiple clock sources including the input of the compare/capture. The operation of compare/capture register channel and the clock source selection directly determines its function. The compare/capture is bidirectional and can work in input and output modes.

#### 15.3.1 Input capture mode

The input capture mode is one of basic functions of timer. The principle of the input capture mode is that when a certain edge on the ICxPS signal is detected, a capture event will occur, and the current value of the counter will be latched into the compare/capture register (R16\_TIMx\_CHCTLRx). When a capture event occurs, CCxIF (in R16\_TIMx\_INTFR) bit will be set. If an interrupt or DMA is enabled, a corresponding interrupt or DMA will be generated. If CCxIF is already set when a capture event occurs, then the CCxOF bit will be set. CCxIF can be cleared by software or by hardware through reading the compare/capture register. CCxOF is cleared by the software.

Take an example of channel 1 to illustrate the steps to use the input capture mode, as follows:

1) Configure CCxS and select the source of ICx signal. For example, it is set to 10b, and TI1FP1 is selected as the source of IC1, and the default setting cannot be used. CCxS defaults to use the compare capture module as the output channel;

2) Configure ICxF and set the digital filter of the TI signal. The digital filter will output a jump based on the determined frequency and determined sampling times. The sampling frequency and times are determined by ICxF;

3) Configure the CCxP bit and set the polarity of TIxFPx. For example, maintain CC1P bit to be low and select the jump of rising edge;

4) Configure ICxPS and set ICx signal as the frequency division factor between ICxPS. For example, maintain the ICxPS as 00b without frequency division;

5) Configure the CCxE bit to allow to capture the core counter (CNT) value to the compare/capture register. Set the CC1E bit;

6) Configure the CCxIE and CCxDE bits as needed to decide whether to enable interrupt or DMA.

After these operations, the compare/capture channel configuration is completed.

When TI1 inputs a captured pulse, the value of the core counter (CNT) is recorded in the compare/capture register, and CC1IF is set. When CC1IF has been set before, the CCIOF bit will also be set. If the CC1IE bit is set, then an interrupt will be generated; if CC1DE is set, a DMA request will be generated. An input capture event can be generated by software through writing the event generation register (R16\_TIMx\_SWEVGR).

#### 15.3.2 Compare output mode

The compare output mode is one of basic functions of timer. The principle of the compare output mode is to

output a specific change or waveform when the value of the core counter (CNT) is consistent with the value of the compare/capture register. OCxM (in R16\_TIMx\_CHCTLRx) and the CCxP bit (in R16\_TIMx\_CCER) determine whether the output is determined high or low level or level inversion. When a compare consistent event is generated, the CCxIF bit will be also set. If the CCxIE bit is preset, an interrupt will be generated; if the CCxDE bit is preset, a DMA request will be generated.

The procedure of compare output mode configuration is as follows:

- 1) Configure the clock source and auto-reload value of the core counter (CNT);
- 2) Set the count value to be compared to the compare/capture register (R16\_TIMx\_CHxCVR);
- 3) If an interrupt needs to be generated, set the CCxIE bit;
- 4) Keep OCxPE as 0 and disable the preload register of the compare/capture register;
- 5) Set the output mode, and set OCxM and CCxP bit;
- 6) Enable the output and set the CCxE bit;
- 7) Set the CEN bit and start the timer;

#### 15.3.3 Forced output mode

The output mode of the compare/capture of the timer can be forced to output a certain level by software, instead of relying on the shadow register and the core counter of the compare/capture register.

The specific means is to set OCxM to 100b, which means to force OCxREF to be low; or to set OCxM to 101b, which means setting OCxREF to a high value by force.

It shall be noted that if OCxM is set to 100b or 101b by force, the compare process between the internal main counter and the compare/capture register will be still in progress, the corresponding flag bit will be still set, and interrupts and DMA request will still be generated.

## 15.3.4 PWM input mode

The PWM input mode is used to measure the duty cycle and frequency of the PWM, which is a special case of the input capture mode. The operation is the same as the input capture mode except for the following differences: PWM occupies 2 compare/captures, and the input polarity of the 2 channels is set to opposite. One of the signals is set to trigger input, and SMS is set to reset mode.

For example, to measure the cycle and frequency of the PWM wave input from TI1, the following operations are required:

- 1) Set TI1 (TI1FP1) as the input of IC1 signal. Set CC1S as 01b;
- 2) Set TI1FP1 as the rising edge valid. Keep CC1P as 0;
- 3) Set TI1 (TI1FP2) as the input of IC2 signal. Set CC2S as 10b;
- 2) Set TI1FP2 as the falling edge valid. Set CC2P to 1;
- 5) The source of the clock source is TI1FP1. Set TS to 101b;
- 6) Set SMS to reset mode, i.e., 100b;
- 7) Enable the input capture. Set CC1E and CC2E bits.

## 15.3.5 PWM output mode

The PWM output mode is one of basic functions of timer. The most common method of PWM output mode is to use the reload value to determine the PWM frequency, and to use the capture comparison register to determine the duty cycle. Set 110b or 111b in OCxM to use PWM mode 1 or mode 2, set the OCxPE bit to enable the preload register, and finally set the ARPE bit. Since the value of the preload register can be sent to

the shadow register when an update event occurs, it is necessary to set the UG bit to initialize all registers before the core counter starts counting. In the PWM mode, the core counter and the compare/capture register are always being compared. According to the CMS bit, the timer can output edge-aligned or center-aligned PWM signals.

• Edge alignment


When the edge alignment is used, the core counter counts up or down. In the scenario of PWM mode 1, when the value of the core counter is greater than that of the compare/capture register, OCxREF will rise to be high; when the value of the core counter is less than the compare capture register (such as When the core counter increases to the value of R16 TIMx ATRLR and returns to all 0s), OCxREF drops to low.

• Central alignment

When the center-aligned mode is used, the core counter will run in a mode where up counting and down counting are performed alternately, and OCxREF performs rising and falling jumps when the values of the core counter and the compare/capture register are consistent. However, in 3 types of central alignment mode of comparison flag, the bit setting timing is different somewhat. When the center-alignment mode is used, it is the best to generate a software update flag (set the UG bit) before starting the core counter.

## 15.3.6 Single pulse mode

The single pulse mode can be used to respond to a specific event to generate a pulse after a delay. The delay and pulse width are programmable. Setting the OPM bit can make the core counter stop when the next update event UEV is generated (the counter turns over to 0).





As shown in Figure 15-4, it is necessary to detect the beginning of a rising edge on the TI2 input pin. After delaying Tdelay, a positive pulse of length Tpulse will be generated on OC1:

- Set TI2 as trigger. Set the CC2S field to 01b and map TI2FP2 to TI2; set the CC2P bit to 0b and set TI2FP2 to rising edge detection; set the TS field to 110b and set TI2FP2 as the trigger source; set the SMS field to 110b, and TI2FP2 is used to start the counter;
- 2) Tdelay is defined by the value of the compare/capture register, and Tpulse is determined by the value of the auto-reload value register and the value of the compare/capture register.

## 15.3.7 Encoder mode

The encoder mode is a typical application of the timer. It can be used to access the dual-phase output of the encoder. The count direction of the core counter is synchronized with the rotating shaft of the encoder. Each pulse output by the encoder will increase the core counter by adding one or subtracting one. The steps to use the encoder are: set the SMS field to 001b (count only on TI2 edge), 010b (count only on TI1 edge) or 011b (count on both TI1 and TI2 edges), and connect the encoder to compare/capture 1, 2 inputs, set a value for the reload value register and this value can be set to be greater. In the encoder mode, the internal compare/capture register of timer, prescaler, repeat count register and other registers all work normally. The following table shows the relationship between the counting direction and the encoder signal.

	Relative	TI1FP1 si	TI2FP2 signal edge						
Count active edge	signal	Rising	Falling	Rising	Falling				
	level	edge	edge	edge	edge				
Only count at TI1 edge	High	Downcount	Upcount	Not	count				
Only count at 111 cuge	Low	Upcount	Downcount	Not count					
Only accent at TI2 adapt	High	Nati		Upcount	Downcount				
Only count at TI2 edge	Low	NOLO	count	Downcount	Upcount				
Count on both edges of	High	Downcount	Upcount	Upcount	Downcount				
TI1 and TI2	Low	Upcount	Downcount	Downcount	Upcount				

Table 15-1 Relationship between count direction of timer in encoder mode and encoder signal

## 15.3.8 Timer synchronous mode

The timer can output clock pulses (TRGO) and can also receive input from other timers (ITRx). The sources of ITRx of different timers (TRGO of other timers) are different. Table 12-2 shows the internal trigger connection of timers.

Slave timer	ITR0(TS=000)	ITR1(TS=001)	ITR2(TS=010)	ITR3(TS=011)
TIM2	TIM1	TIM8/USB/ETH	TIM3	TIM4
TIM3	TIM1	TIM2	TIM5	TIM4
TIM4	TIM1	TIM2	TIM3	TIM8
TIM5	TIM2	TIM3	TIM4	TIM8

Figure 15-2 GTPM internal trigger connection

## 15.3.9 Debug mode

When the system enters debug mode, the timer continues to run or stops according to the setting of the DBG module.

## **15.4 Register description**

		5	
Name	Offset address	Description	Reset value
R16_TIM2_CTLR1	0x40000000	TIM2 control register1	0x0000
R16_TIM2_CTLR2	0x40000004	TIM2 control register2	0x0000
R16_TIM2_SMCFGR	0x40000008	TIM2 slave mode control register	0x0000

Table 15-3 TIM2 related registers

R16_TIM2_DMAINTENR	0x4000000C	TIM2 DMA/interrupt enable register	0x0000
R16_TIM2_INTFR	0x40000010	TIM2 interrupt flag register	0x0000
R16_TIM2_SWEVGR	0x40000014	TIM2 event generation register	0x0000
R16_TIM2_CHCTLR1	0x40000018	TIM2 compare/capture control register1	0x0000
R16_TIM2_CHCTLR2	0x4000001C	TIM2 compare/capture control register2	0x0000
R16_TIM2_CCER	0x40000020	TIM2 compare/capture enable register	0x0000
R16_TIM2_CNT	0x40000024	TIM2 counter	0x0000
R16_TIM2_PSC	0x40000028	TIM2 prescaler	0x0000
R16_TIM2_ATRLR	0x4000002C	TIM2 auto reload register	0x0000
R16_TIM2_CH1CVR	0x40000034	TIM2 compare/capture register1	0x0000
R16_TIM2_CH2CVR	0x40000038	TIM2 compare/capture register2	0x0000
R16_TIM2_CH3CVR	0x4000003C	TIM2 compare/capture register3	0x0000
R16_TIM2_CH4CVR	0x40000040	TIM2 compare/capture register4	0x0000
R16_TIM2_DMACFGR	0x40000048	TIM2 DMA configuration register	0x0000
R16_TIM2_DMAADR	0x4000004C	TIM2 DMA address register in continuous mode	0x0000

T-1-1-	15 4	TD 12		
Table	13-4	111/13	related	registers

Name	Offset address	Description	Reset value
R16_TIM3_CTLR1	0x40000400	TIM3 control register1	0x0000
R16_TIM3_CTLR2	0x40000404	TIM3 control register2	0x0000
R16_TIM3_SMCFGR	0x40000408	TIM3 slave mode control register	0x0000
R16_TIM3_DMAINTENR	0x4000040C	TIM3 DMA/interrupt enable register	0x0000
R16_TIM3_INTFR	0x40000410	TIM3 interrupt flag register	0x0000
R16_TIM3_SWEVGR	0x40000414	TIM3 event generation register	0x0000
R16_TIM3_CHCTLR1	0x40000418	TIM3 compare/capture control register1	0x0000
R16_TIM3_CHCTLR2	0x4000041C	TIM3 compare/capture control register2	0x0000
R16_TIM3_CCER	0x40000420	TIM3 compare/capture enable register	0x0000
R16_TIM3_CNT	0x40000424	TIM3 counter	0x0000
R16_TIM3_PSC	0x40000428	TIM3 prescaler	0x0000
R16_TIM3_ATRLR	0x4000042C	TIM3 auto reload register	0x0000
R16_TIM3_CH1CVR	0x40000434	TIM3 compare/capture register1	0x0000
R16_TIM3_CH2CVR	0x40000438	TIM3 compare/capture register2	0x0000
R16_TIM3_CH3CVR	0x4000043C	TIM3 compare/capture register3	0x0000
R16_TIM3_CH4CVR	0x40000440	TIM3 compare/capture register4	0x0000
R16_TIM3_DMACFGR	0x40000448	TIM3 DMA configuration register	0x0000
R16_TIM3_DMAADR	0x4000044C	TIM3 DMA address register in continuous mode	0x0000

## Table 15-5 TIM4 related registers

Name	Offset address	Description	Reset value
R16_TIM4_CTLR1	0x40000800	TIM4 control register1	0x0000
R16_TIM4_CTLR2	0x40000804	TIM4 control register2	0x0000
R16_TIM4_SMCFGR	0x40000808	TIM4 slave mode control register	0x0000
R16_TIM4_DMAINTENR	0x4000080C	TIM4 DMA/interrupt enable register	0x0000

R16_TIM4_INTFR	0x40000810	TIM4 interrupt flag register	0x0000
R16_TIM4_SWEVGR	0x40000814	TIM4 event generation register	0x0000
R16_TIM4_CHCTLR1	0x40000818	TIM4 compare/capture control register1	0x0000
R16_TIM4_CHCTLR2	0x4000081C	TIM4 compare/capture control register2	0x0000
R16_TIM4_CCER	0x40000820	TIM4 compare/capture enable register	0x0000
R16_TIM4_CNT	0x40000824	TIM4 counter	0x0000
R16_TIM4_PSC	0x40000828	TIM4 prescaler	0x0000
R16_TIM4_ATRLR	0x4000082C	TIM4 auto reload register	0x0000
R16_TIM4_CH1CVR	0x40000834	TIM4 compare/capture register1	0x0000
R16_TIM4_CH2CVR	0x40000838	TIM4 compare/capture register2	0x0000
R16_TIM4_CH3CVR	0x4000083C	TIM4 compare/capture register3	0x0000
R16_TIM4_CH4CVR	0x40000840	TIM4 compare/capture register4	0x0000
R16_TIM4_DMACFGR	0x40000848	TIM4 DMA configuration register	0x0000
R16_TIM4_DMAADR	0x4000084C	TIM4 DMA address register in continuous mode	0x0000

# 15.4.1 Control register1 (TIMx\_CTLR1) (x=2/3/4)

Offset address: 0x00

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		Rese	erved			CKD	[1:0]	ARP E	CMS	5[1:0]	DIR	OPM	URS	UDIS	CEN

Bit	Name	Access	Description	Reset value
[15:10]	Reserved	RO	Reserved.	0
[9:8]	CKD	RW	These 2 bits define the frequency division ratio of timer clock (CK_INT) frequency and sampling clock used for the digitial filter: 00: Tdts=Tck_int; 01: Tdts= 2xTck_int; 10: Tdts= 4xTck_int; 11: Reserved.	
7	ARPE	RW	Auto reload and preload enable bit: 1: Auto reload value register (ATRLR) enabled; 0: Auto reload value register (ATRLR) disabled.	0
[6:5]	CMS	RW	Central alignment mode selection: 00: Edge alignment mode. The counter counts up or down according to the direction bit (DIR). 01: Center alignment mode 1. The counter counts up and down alternately. The output comparison interrupt flag bit of the channel configured as an output (CCxS=00 in the CHCTLRx register) is only set when the counter counts down. 10: Center alignment mode 2. The counter counts up and down alternately. The output comparison interrupt	0

			flag bit of the channel configured as an output (CCxS=00 in the CHCTLRx register) is only set when	
			the counter counts up.	
			11: Center alignment mode 3. The counter counts up	
			and down alternately. The output comparison interrupt	
			flag bit of the channel configured as an output	
			(CCxS=00 in the CHCTLRx register) is only set when	
			the counter counts up and down.	
			Note: When the counter is enabled ( $CEN=1$ ), it is not	
			allowed to switch from edge alignment mode to center	
			alignment mode.	
			Counter direction:	
4	DIR	RW		
			0: Upcount;	
			1: Downcount.	0
			Note: When the counter is configured in the center	
			alignment mode or encoder mode, this bit will be	
			invalid.	
3	ОРМ	RW	Single pulse mode.	0
			1: The counter stops when the next update event	
			(clearing the CEN bit) occurs;	
			0: The counter does not stop when the next update	
			event occurs.	
2	URS	RW	Update request source; the software selects the source	
			of UEV event through this bit.	
			1: If the update interrupt or DMA request is enabled,	
			only the counter overflow/underflow will generate the	
			update interrupt or DMA request;	
			0: If the update interrupt or DMA request is enabled,	0
			any of the following events will generate an update	
			interrupt or DMA request:	
			-Counter overflow/underflow	
			-Set the UG bit	
			- Update generated by the slave mode controller	
1	UDIS		Update disable. Software allows/disables the	
			generation of UEV events through this bit.	
			1: Disable UEV. No update event is generated, and the	
			registers (ATRLR, PSC and CHCTLRx) maintain their	
			values. If the UG bit is set or a hardware reset is	
			issued from the mode controller, the counter and	
			prescaler will be reinitialized.	0
			0: Allow UEV. Update (UEV) events are generated by	
			any of the following events:	
			- Counter overflow/underflow	
			-Set the UG bit	
			- Update generated by the slave mode controller	
			Registers with buffers are loaded with their preloaded	
			registers with outers are roaded with their preloaded	

			values.	
			Counter enable.	
			1: Counter enabled;	
			0: Counter disabled.	
0	CEN	RW	Note: After the CEN bit is set by software, the external	0
			clock, gating mode and encoder mode can only work.	
			The trigger mode can automatically set the CEN bit by	
			hardware.	

# 15.4.2 Control register2 (TIMx\_CTLR2) (x=2/3/4)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved							TI1S	М	[MS[2:	:0]	CCDS	CCUS	Reserved	CCPC

Bit	Name	Access	Description	Reset value
[15:8]	Reserved	RO	Reserved.	0
7	TIIS	RW	TI1 selection: 1: TIMx_CH1, TIMx_CH2 and TIMx_CH3 pins are connected to TI1 input through XOR; 0: TIMx_CH1 pin is directly connected to TI1 input.	0
[6:4]	MMS	RW	Master mode selection: These 3 bits are used to select the synchronization information (TRGO) sent to the slave timer in the master mode. The possible combination is as follows: 000: Reset – The UG bit is used as a trigger output (TRGO). If it is a reset generated by a trigger input (the slave mode controller is in reset mode), the signal on TRGO will have a delay relative to the actual reset; 001: Enable-the counter enables signal CNT_EN to be used as a trigger output (TRGO). Sometimes, it is necessary to start multiple timers at the same time or control to enable slave timers within a period of time. The counter enable signal is generated by the logical OR of the CEN control bit and the trigger input signal in the gating mode. When the counter enable signal is controlled by the trigger input, there will be a delay on TRGO, unless the master/slave mode is selected (see the description of the MSM bit in the TIMx_SMCFGR register); 010: An update event is selected as the trigger input (TRGO). For example, the clock of a master timer can be used as a prescaler for a slave timer; 011: Comparison pulse, when a capture occurs or a comparison is successful, and the CC1IF flag is to be	0

			sat (avan if it is already high) the twigger autout will	
			set (even if it is already high), the trigger output will send a positive pulse (TRGO);	
			100: OC1REF signal is used as trigger output	
			(TRGO);	
			101: OC2REF signal is used as trigger output	
			(TRGO);	
			110: OC3REF signal is used as trigger output	
			(TRGO);	
			111: OC4REF signal is used as trigger output (TRGO).	
			1: When an update event occurs, send a DMA request	
3	CCDS	RW	of CHxCVR;	0
5	CCDS	IC VV	0: When CHxCVR occurs, a DMA request of	0
			CHxCVR will be generated.	
			Compare/capture control update selection bit.	
			1: If CCPC is set, they can be updated by setting the	
			COM bit or a rising edge on TRGI;	
2	CCUS	RW	0: If CCPC is set, they can only be updated by setting	0
			the COM bit.	
			Note: This bit only works on channels with	
			complementary outputs.	
1	Reserved	RO	Reserved.	0
			Compare/capture preload control bit.	
			1: CCxE, CCxNE and OCxM bits are pre-loaded.	
			After the bits are set, they will only be updated after	
0	ССРС	RW	setting of the COM bit;	0
			0: CCxE, CCxNE and OCxM bits are not preloaded.	
			Note: This bit only works on channels with	
			-	
			complementary outputs.	

# 15.4.3 Slave mode control register (TIMx\_SMCFGR) (x=2/3/4)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ETP	ECE	ETPS	5[1:0]		ETF[	[3:0]		MSM		TS[2:0]		Reserved	S	MS[2:0	)]

Bit	Name	Access	Description	Reset value			
15	ЕТР	RO	<ul> <li>ETR trigger polarity selection; this bit selects whether to directly input ETR or input inverted ETR.</li> <li>1: ETR inverted, active at low level or falling edge;</li> <li>0: ETR, active at high level or rising edge.</li> </ul>				
14	ECE		<ul> <li>External clock mode2 enable selection.</li> <li>1: External clock mode2 enabled;</li> <li>0: External clock mode2 disabled.</li> <li>Note 1: Slave mode can be used simultaneously with external clock mode 2: reset mode, gating mode and</li> </ul>				

			trigger mode; however, TRGI cannot be connected to	
			ETRF at this time (TS bit cannot be 111b).	
			Note 2: When both external clock mode 1 and external	
			clock mode 2 are enabled at the same time, the input	
			of the external clock will be ETRF.	
			External trigger prescaler (ETRP); the frequency must	
			be at most 1/4 of TIMxCLK frequency, and the	
			frequency can be reduced through this domain.	
[13:12]	ETPS	RW	00: Prescale OFF;	0
			01: ETRP frequency divided by 2;	
			10: ETRP frequency divided by 4;	
			11: ETRP frequency divided by 8.	
			External trigger filter. In fact, the digital filter is an	
			event counter. N events are needed to validate a	
			transition on the output.	
			0000: No filter, sampling is done at Fdts;	
			0001: Fsampling=Fck int, N=2;	
			0010: Fsampling=Fck int, N=4;	
			0011: Fsampling=Fck int, N=8;	
			0100: Fsampling=Fdts/2, N=6;	
511.03		DUV	0101: Fsampling=Fdts/2, N=8;	0
[11:8]	ETF	RW	0110: Fsampling=Fdts/4, N=6;	0
			0111: Fsampling=Fdts/4, N=8;	
			1000: Fsampling=Fdts/8, N=6;	
			1001: Fsampling=Fdts/8, N=8;	
			1010: Fsampling=Fdts/16, N=5;	
			1011: Fsampling=Fdts/16, N=6;	
			1100: Fsampling=Fdts/16, N=8;	
			1101: Fsampling=Fdts/32, N=5;	
			1110: Fsampling=Fdts/32, N=6;	
			1111: Fsampling=Fdts/32, N=8;	
			Master/Slave mode selection:	
			1: The event on the trigger input (TRGI) is delayed to	
			allow perfect synchronization between the current	
7	MSM	RW	timer (via TRGO) and its slave timer. This is very	0
			useful when it is required to synchronize several	
			timers to a single external event;	
			0: Not action.	
			Trigger selection; these 3 bits select the trigger input	
			source used to synchronize the counter.	
			000: Internal trigger 0 (ITR0);	
<b>.</b>			100: Edge detector of TI1 (TI1F ED);	-
[6:4]	TS	RW	001: Internal trigger 1 (ITR1);	0
	1	1		
			101: Timer input 1 (TI1FP1) after filtering:	
			101: Timer input 1 (TI1FP1) after filtering; 010: Internal trigger 2 (ITR2);	

			011: Internal trigger 3 (ITR3);	
			111: External trigger input (ETRF);	
			The values can be changed only when SMS is 0.	
3	Reserved	RO	Reserved.	0
[2:0]	SMS	RW	Input mode selection. Select the clock and trigger mode of the core counter. 000: Driven by the internal clock CK_INT; 001: Encoder mode1; depending on TI1FP1 level, the core counter counts up or down on edge of TI2FP2; 010: Encoder mode2; depending on TI2FP2 level, the core counter counts up or down on edge of TI1FP1; 011: Encoder mode3; depending on the input level of another signal, the core counter counts up and down on the edge of T11FP1 and TI2FP2; 100: Reset mode; the rising edge of the trigger input (TRGI) will initialize the counter and generate a signal for updating the register; 101: Gating mode; when the trigger input (TRGI) is high, the clock of the counter will be turned on; when the trigger input becomes low, the counter will stop, and the start and stop of the counter starts on the rising edge of the trigger input TRGI, and only the start of the counter is controlled; 111: External clock mode1; the rising edge of the selected trigger input (TRGI) drives the counter.	0

# 15.4.4 DMA/interrupt enable register (TIMx\_DMAINTENR) (x=2/3/4)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserve	TD	COMD	CC4D	CC3D	CC2D	CC1D	UD	Reserve	TI	Reserve	CC4I	CC3I	CC2I	CC1I	UI
d	E	E	E	E	E	E	E	d	E	d	E	E	E	E	E

Bit	Name	Access	Description	Reset value
15	Reserved	RO	Reserved.	0
14	TDE	RW	Trigger DMA request enable bit. 1: Trigger DMA request enabled; 0: Trigger DMA request disabled.	0
13	COMDE	RW	DMA request enable bit of COM. 1: DMA request of COM enabled; 0: DMA request of COM disabled.	0
12	CC4DE	RW	DMA request enable bit of compare/capture4. 1: DMA request of compare/capture4 enabled; 0: DMA request of compare/capture4 disabled.	0

			DMA request enable bit of compare/capture3.	
11	CC3DE	RW	1: DMA request of compare/capture3 enabled;	0
			0: DMA request of compare/capture3 disabled.	
			DMA request enable bit of compare/capture2.	
10	CC2DE	RW	1: DMA request of compare/capture2 enabled;	0
			0: DMA request of compare/capture2 disabled.	
			DMA request enable bit of compare/capture1.	
9	CC1DE	RW	1: DMA request of compare/capture1 enabled;	0
			0: DMA request of compare/capture1 disabled.	
			Update DMA request enable bit.	
8	UDE	RW	1: Update DMA request enabled;	0
			0: Update DMA request disabled.	
7	Reserved	RO	Reserved.	0
			Trigger interrupt enable bit.	
6	TIE	RW	1: Trigger interrupt enabled;	0
			0: Trigger interrupt disabled.	
5	Reserved	RO	Reserved.	0
			Interrupt enable bit of compare/capture4.	
4	CC4IE	RW	1: Interrupt of compare/capture4 enabled;	0
			0: Interrupt of compare/capture4 disabled.	
			Interrupt enable bit of compare/capture3.	
3	CC3IE	RW	1: Interrupt of compare/capture3 enabled;	0
			0: Interrupt of compare/capture3 disabled.	
			Interrupt enable bit of compare/capture2.	
2	CC2IE	RW	1: Interrupt of compare/capture2 enabled;	0
			0: Interrupt of compare/capture2 disabled.	
			Interrupt enable bit of compare/capture1.	
1	CC1IE	RW	1: Interrupt of compare/capture1 enabled;	0
			0: Interrupt of compare/capture1 disabled.	
			Update interrupt enable bit.	
0	UIE	RW	1: Update interrupt enabled;	0
			0: Update interrupt disabled.	

# 15.4.5 Interrupt flag register (R16\_TIMx\_INTFR) (x=2/3/4)

15	14	13	12	11	10	9	8 7	6	5	4	3	2	1	0
Re	eserve	ed	CC4OF	CC3OF	CC2OF	CC10F	Reserved	TIF	Reserved	CC4IF	CC3IF	CC2IF	CC1IF	UIF

Bit	Name	Name Access Description						
[15:13]	Reserved	RO	Reserved.	0				
12	CC4OF	W0	Overcapture flag bit of compare/capture 4.					
11	CC3OF	W0	Overcapture flag bit of compare/capture 3.					
10	CC2OF	W0	Overcapture flag bit of compare/capture 2.	0				
9	CC10F	W0	Overcapture flag bit of compare/capture 1 is only used	0				

			· · · · · · · · · · · · · · · · · · ·	
			when the compare/capture is configured in the input	
			capture mode. This flag bit is set by the hardware,	
			write 0 by software to clear the bit.	
			1: When the value of the counter is captured into the	
			capture comparison register, the status of CC1IF has	
			been set;	
			0: No Overcapture is generated.	
[8:7]	保留	RO	Reserved.	0
			Trigger interrupt flag bit; when a trigger event occurs,	
			set by hardware and cleared by software. Trigger	
			events include the detection of a valid edge at the	
6	TIF	W0	TRGI input terminal from modes other than gating	0
			mode, or any edge in gating mode.	
			1: Trigger event occurs;	
			0: No trigger event occurs.	
5	保留	RO	Reserved.	0
4	CC4IF	W0	Interrupt flag bit of compare/capture 4.	0
3	CC3IF	W0	Interrupt flag bit of compare/capture 3.	0
2	CC2IF	W0	Interrupt flag bit of compare/capture 2.	0
			Interrupt flag bit of compare/capture 1.	-
			If the compare/capture is configured as the output	
			mode, this bit is set by hardware when the counter	
			value matches the compare value, except in	
			center-aligned mode. This bit is cleared by software.	
			1: The value of core counter matches the value of	
	COLUE		compare/capture register 1;	0
1	CC1IF	W0	0: No.	0
			If the compare/capture is configured as the output	
			mode, this bit is set by hardware when a capture event	
			occurs, and it is cleared by software or cleared by	
			reading the compare/capture register.	
			1: The counter value has been captured by the	
			compare/capture register 1;	
			0: No input capture is generated.	
			Update interrupt flag bit. When an update event	
			occurs, it is set by hardware and cleared by software.	
			1: Update interrupt generated;	
			0: No update interrupt generated.	
			The update event generates in case of the following	
0	LUE	<b>W</b> O	circumstances:	0
0	UIF	W0	For UDIS=0, when the repeated counter value	0
			overflows or underflows;	
			For URS=0, UDIS=0, when the UG bit is set, or when	
			the counter core is reinitialized by software;	
			For URS=0, UDIS=0, when the counter CNT is	
			reinitialized by a trigger event;	
l	1	l		

# 15.4.6 Event generation register (TIMx\_SWEVGR) (x=2/3/4)

15	15 14 13 12 11 10 9 8							7	6	5	4	3	2	1	0
	Reserved						BG	TG	COMG	CC4G	CC3G	CC2G	CC1G	UG	

Bit	Name	Access	Description	Reset value				
[15:8]	Reserved	RO	Reserved.	0				
7	BG	WO	<ul> <li>Break event generation bit; this bit is set and cleared by software to generate a break event.</li> <li>1: A break event generated. At this time, MOE=0, BIF=1; if the corresponding interrupt and DMA are enabled, the corresponding interrupt and DMA will be generated;</li> <li>0: No effect.</li> </ul>	0				
6	6       TG       Trigger event generation bit; this bit is set by software and cleared by hardware to generate a trigger event.         1: A trigger event generated; if TIF is set and the corresponding interrupt and DMA are enabled, the corresponding interrupt and DMA will be generated;         0: No effect.         Compare/capture control update generation bit							
5	COMG	WO						
4	CC4G	WO	Compare/capture 4 generation.	0				
3	CC3G	WO	Compare/capture 3 generation.	0				
2	CC2G	WO	Compare/capture 2 generation.	0				
1	CC1G	WO	Compare/capture1 generation bit. This bit is set by software and cleared by hardware. It is used to generate a compare/capture event. 1: Generate compare/capture event on channel 1: If compare/capture 1 is configured as output: Set the CC1IF bit. If the corresponding interrupt and DMA are enabled, the corresponding interrupt and DMA will be generated; If compare/capture 1 is configured as input, the current core counter value is captured to compare/capture register 1; set the CC1IF bit, if the	0				

			corresponding interrupt and DMA are enabled, the corresponding interrupt and DMA will be generated. If the CC1IF bit has been set, set the CC1OF bit. 0: No effect.	
0	UG	WO	The update event generation bit generates the update event. This bit is set by software and cleared automatically by hardware. 1: Initialize the counter and generate an update event; 0: No effect. Note: The counter of the prescaler is also cleared, but the prescaler factor remains unchanged. In Centro symmetric mode or up-counting mode, the core counter will be cleared; in the down-counting mode, the core counter will take the value of the reload value register.	0

### 15.4.7 Compare/capture control register1 (TIMx\_CHCTLR1) (x=2/3/4)

Offset address: 0x18

The channel can be used for input (capture mode) or output (comparison mode), and the direction of the channel is defined by the corresponding CCxS bit. The functions of other bits of this register are different in input and output modes. OCxx describes the function of the channel in output mode, and ICxx describes the function of the channel in input mode.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
OC2CE	00	2M[2	:0]	OC2PE	OC2FE	000		OC1CE	00	C1M[2	:0]	OC1PE	OC1FE	0010	
Ι	C2F[.	3:0]		IC2PS	C[1:0]	CC28	5[1:0]	Ι	C1F[	3:0]		IC1PS	C[1:0]	CCR	5[1:0]

Bit	Name	Access	Description	Reset value
15	OC2CE	RW	Clear enable bit of compare/capture2. 1: Once the ETRF input high level is detected, clear the OC2REF bit to zero; 0: OC2REF is not affected by the ETRF input.	0
[14:12]	OC2M	RW	Mode setting of compare/capture2. These 3 bits define the action of the output reference signal OC2REF, and OC2REF determines the value of OC2 and OC2N. OC2REF is active at high level, while the active level of OC2 and OC2N depends on the CC2P and CC2NP bits. 000: Frozen. The comparison value between the value of the compare/capture register and the core counter has no effect on OC1REF; 001: Active by force. When the core counter and compare/capture register1 have the same value, force OC1REF to be high;	0

Compare mode (pin direction is output):

			010: Set as inactive level by force. When the value of	
			the core counter is the same as compare/capture	
			register 1, force OC1REF to be low;	
			011: Overturn. When the core counter and	
			compare/capture register1 have the same value,	
			overturn the level of OC1REF;	
			100: Inactive by force. Force OC1REF to be low.	
			101: Force to be active level. Force OC1REF to be	
			high.	
			110: PWM mode 1: When up counting, once the core	
			counter is greater than the value of the	
			compare/capture register, channel 1 is at inactive level.	
			Otherwise, it is at active level. When down counting,	
			once the core counter is greater than the value of the	
			compare/capture register, channel 1 is at active level.	
			Otherwise, it is at inactive level.	
			111: PWM mode 2: When up counting, once the core	
			counter is greater than the value of the	
			<u> </u>	
			compare/capture register, channel 1 is at active level.	
			Otherwise, it is at inactive level. When down counting,	
			once the core counter is greater than the value of the	
			compare/capture register, channel 1 is at inactive level.	
			Otherwise, it is at active level (OC1REF=1).	
			<i>Note: Once the LOCK level is set to 3 and CC1S=00b,</i>	
			this bit cannot be modified. In PWM model or PWM	
			mode2, the OC1REF level changes only when the	
			comparison result changes or when switching from	
			freezing mode to PWM mode in output compare mode.	
			Preload enable bit of compare/capture register2.	
			1: Enable the preload function of the compare/capture	
			register. Read and write operations are only made on	
			the preload register. The preload value of the	
			compare/capture register1 is loaded into the current	
			shadow register when the update event arrives;	
11	OCODE	DW	0: Disable the pre-loading function of compare/capture	0
11	OC2PE	RW	register2. Compare/capture register2 can be written at	0
			any time, and the newly written value takes effect	
			immediately.	
			Note: Once the LOCK level is set to 3 and CC1S=00b,	
			this bit cannot be modified; only in single pulse mode	
			(OPM=1) you can use PWM mode without confirming	
			the preload register; otherwise its action is uncertain.	
			Compare/capture2 fast enable bit; this bit is used to	
			speed up the response of the compare/capture output	-
10	OC2FE	RW	to the trigger input event.	0
			1: The effect of the inactive edge inputted to the	
I		1		

[9:8]CC2STrigger is like a comparison match. Therefore, OC is set to the comparison level regardless of the comparison result. The delay between the valid edge of the sampling trigger and the output of compare/capture2 is shortened to 3 clock cycles; 0: According to the value of counter and compare/capture register2, compare/capture 2 operates normally, even if the trigger is turned on. When the input of the trigger has a valid edge, the minimum delay for activating the output of the compare/capture2 is 5 clock cycles. OC2FE only works when the channel is configured in PWM1 or PWM2 mode;[9:8]CC2SRWInput selection of compare/capture2. 00: The compare/capture2 is configured as input, and IC2 is mapped on TI2; 10: Compare/capture2 is configured as input, and IC2 is mapped on TI2; 11: Compare/capture2 is configured as input, and IC2 is mapped on TI1; 11: Compare/capture2 is configured as an input, and IC2 is mapped on TRC. This mode only works when the internal trigger input is selected (selected by the TS bit). Note: Compare/capture2 is only writable when the channel is switched off (CC2E is zero).07OC1CERWCompare/capture1 clear enable bit. 003OC1PERWFreload enable bit of compare/capture1. 001:0]CC1SRWInput selection bits of compare/capture1.0			1		
[9:8]CC2Scomparison result. The delay between the valid edge of the sampling trigger and the output of compare/capture2 is shortened to 3 clock cycles; 0: According to the value of counter and compare/capture register2, compare/capture 2 operates normally, even if the trigger is turned on. When the input of the trigger has a valid edge, the minimum delay for activating the output of the compare/capture2 is 5 clock cycles. OC2FE only works when the channel is configured in PWM1 or PWM2 mode;[9:8]CC2SInput selection of compare/capture2. 00: The compare/capture2 is configured as output; 01: Compare/capture2 is configured as input, and IC2 is mapped on TI2; 10: Compare/capture2 is configured as an input, and IC2 is mapped on TI1; 11: Compare/capture2 is configured as an input, and IC2 is mapped on TRC. This mode only works when the internal trigger input is selected (selected by the TS bit). Note: Compare/capture1 clear enable bit.07OC1CERWCompare/capture1 clear enable bit. 003OC1PERWPreload enable bit of compare/capture1. 002OC1FERWFast enable bit of compare/capture1.0				trigger is like a comparison match. Therefore, OC is	
[9:8]CC2Sof the sampling trigger and the output of compare/capture2 is shortened to 3 clock cycles; 0: According to the value of counter and compare/capture register2, compare/capture 2 operates normally, even if the trigger is turned on. When the input of the trigger has a valid edge, the minimum delay for activating the output of the compare/capture2 is 5 clock cycles. OC2FE only works when the channel is configured in PWM1 or PWM2 mode;[9:8]Input selection of compare/capture2. 00: The compare/capture2 is configured as output; 01: Compare/capture2 is configured as input, and IC2 is mapped on T12; 10: Compare/capture2 is configured as an input, and IC2 is mapped on T11; 11: Compare/capture2 is configured as an input, and IC2 is mapped on TRC. This mode only works when the internal trigger input is selected (selected by the TS bit). Note: Compare/capture1 clear enable bit.07OC1CERWCompare/capture1 clear enable bit.016:4]OC1MRWMode setting of compare/capture1.03OC1PERWFast enable bit of compare/capture1.02OC1FERWFast enable bit of compare/capture1.0				set to the comparison level regardless of the	
[9:8]CC2SRWcompare/capture2 is shortened to 3 clock cycles; 0: According to the value of counter and compare/capture register2, compare/capture 2 operates normally, even if the trigger is turned on. When the input of the trigger has a valid edge, the minimum delay for activating the output of the compare/capture2 is 5 clock cycles. OC2FE only works when the channel is configured in PWM1 or PWM2 mode;[9:8]CC2SInput selection of compare/capture2. 00: The compare/capture2 is configured as output; 01: Compare/capture2 is configured as input, and IC2 is mapped on TI2; 10: Compare/capture2 is configured as input, and IC2 is mapped on TI1; 11: Compare/capture2 is configured as an input, and IC2 is mapped on TRC. This mode only works when the internal trigger input is selected (selected by the TS bit). Note: Compare/capture2 is only writable when the channel is switched off (CC2E is zero).07OCICERWCompare/capture1 clear enable bit. 003OCIPERWPreload enable bit of compare/capture1. 002OCIFERWFast enable bit of compare/capture1.0				comparison result. The delay between the valid edge	
[9:8]CC2S0: According to the value of counter and compare/capture register2, compare/capture 2 operates normally, even if the trigger is turned on. When the input of the trigger has a valid edge, the minimum delay for activating the output of the compare/capture2 is 5 clock cycles. OC2FE only works when the channel is configured in PWM1 or PWM2 mode;[9:8]CC2SInput selection of compare/capture2. 00: The compare/capture2 is configured as output; 01: Compare/capture2 is configured as input, and IC2 is mapped on TI2; 10: Compare/capture2 is configured as input, and IC2 is mapped on TI1; 11: Compare/capture2 is configured as an input, and IC2 is mapped on TRC. This mode only works when the internal trigger input is selected (selected by the TS bit). Note: Compare/capture2 is only writable when the channel is switched off (CC2E is zero).07OCICERWCompare/capture1 clear enable bit. 003OCIPERWPreload enable bit of compare/capture1. 002OCIFERWFast enable bit of compare/capture1.0				of the sampling trigger and the output of	
[9:8]CC2Scompare/capture register2, compare/capture 2 operates normally, even if the trigger is turned on. When the input of the trigger has a valid edge, the minimum delay for activating the output of the compare/capture2 is 5 clock cycles. OC2FE only works when the channel is configured in PWM1 or PWM2 mode;[9:8]CC2SInput selection of compare/capture2. 00: The compare/capture2 is configured as output; 01: Compare/capture2 is configured as input, and IC2 is mapped on TI2; 10: Compare/capture2 is configured as input, and IC2 is mapped on TI1; 11: Compare/capture2 is configured as an input, and IC2 is mapped on TRC. This mode only works when the internal trigger input is selected (selected by the TS bit). Note: Compare/capture2 is only writable when the channel is switched off (CC2E is zero).07OC1CERWCompare/capture1 clear enable bit.03OC1PERWPreload enable bit of compare/capture1.02OC1FERWFast enable bit of compare/capture1.0				compare/capture2 is shortened to 3 clock cycles;	
[9:8]CC2Snormally, even if the trigger is turned on. When the input of the trigger has a valid edge, the minimum delay for activating the output of the compare/capture2 is 5 clock cycles. OC2FE only works when the channel is configured in PWMI or PWM2 mode;[9:8]CC2SInput selection of compare/capture2. 00: The compare/capture2 is configured as input, and IC2 is mapped on TI2; 10: Compare/capture2 is configured as input, and IC2 is mapped on TI1; 11: Compare/capture2 is configured as an input, and IC2 is mapped on TRC. This mode only works when the internal trigger input is selected (selected by the TS bit). Note: Compare/capture2 is only writable when the channel is switched off (CC2E is zero).07OC1CERWMode setting of compare/capture1.03OC1PERWPreload enable bit of compare/capture1.02OC1FERWFast enable bit of compare/capture1.0				0: According to the value of counter and	
[9:8]CC28input of the trigger has a valid edge, the minimum delay for activating the output of the compare/capture2 is 5 clock cycles. OC2FE only works when the channel is configured in PWM1 or PWM2 mode;[9:8]CC28Input selection of compare/capture2. 00: The compare/capture2 is configured as output; 01: Compare/capture2 is configured as input, and IC2 is mapped on T12; 10: Compare/capture2 is configured as input, and IC2 is mapped on T11; 11: Compare/capture2 is configured as an input, and IC2 is mapped on TRC. This mode only works when the internal trigger input is selected (selected by the TS bit). Note: Compare/capture2 is only writable when the channel is switched off (CC2E is zero).07OC1CERWCompare/capture1 clear enable bit.03OC1PERWPreload enable bit of compare/capture1.02OC1FERWFast enable bit of compare/capture1.0				compare/capture register2, compare/capture 2 operates	
[9:8]CC2SRWdelay for activating the output of the compare/capture2 is 5 clock cycles. OC2FE only works when the channel is configured in PWM1 or PWM2 mode;[9:8]CC2SInput selection of compare/capture2. 00: The compare/capture2 is configured as output; 01: Compare/capture2 is configured as input, and IC2 is mapped on TI2; 10: Compare/capture2 is configured as an input, and IC2 is mapped on TI1; 11: Compare/capture2 is configured as an input, and IC2 is mapped on TRC. This mode only works when the internal trigger input is selected (selected by the TS bit). Note: Compare/capture2 is only writable when the channel is switched off (CC2E is zero).07OC1CERWCompare/capture1 clear enable bit.03OC1PERWPreload enable bit of compare/capture1.02OC1FERWFast enable bit of compare/capture1.0				normally, even if the trigger is turned on. When the	
[9:8]CC2SRW[9:4]CC2SRW[9:4]CC2SRW[9:4]CC2SRW[9:4]CC2SRW[9:4]CC2S[9:5]RW <td></td> <td></td> <td></td> <td>input of the trigger has a valid edge, the minimum</td> <td></td>				input of the trigger has a valid edge, the minimum	
OC2FE only works when the channel is configured in PWM1 or PWM2 mode;Input selection of compare/capture2. 00: The compare/capture2 is configured as output; 01: Compare/capture2 is configured as input, and IC2 is mapped on TI2; 10: Compare/capture2 is configured as input, and IC2 is mapped on TI1; 11: Compare/capture2 is configured as an input, and IC2 is mapped on TRC. This mode only works when the internal trigger input is selected (selected by the TS bit). Note: Compare/capture2 is only writable when the channel is switched off (CC2E is zero).07OC1CERWCompare/capture1 clear enable bit.03OC1PERWPreload enable bit of compare/capture1.02OC1FERWFast enable bit of compare/capture1.0				delay for activating the output of the	
PWM1 or PWM2 mode;Input selection of compare/capture2. 00: The compare/capture2 is configured as output; 01: Compare/capture2 is configured as input, and IC2 is mapped on TI2; 10: Compare/capture2 is configured as input, and IC2 is mapped on TI1; 11: Compare/capture2 is configured as an input, and IC2 is mapped on TRC. This mode only works when the internal trigger input is selected (selected by the TS bit). Note: Compare/capture2 is only writable when the channel is switched off (CC2E is zero).07OC1CERWCompare/capture1 clear enable bit.016:41OC1MRWMode setting of compare/capture1.02OC1FERWFast enable bit of compare/capture1.0				compare/capture2 is 5 clock cycles.	
[9:8]CC2SInput selection of compare/capture2. 00: The compare/capture2 is configured as output; 01: Compare/capture2 is configured as input, and IC2 is mapped on TI2; 10: Compare/capture2 is configured as input, and IC2 is mapped on TI1; 11: Compare/capture2 is configured as an input, and IC2 is mapped on TRC. This mode only works when the internal trigger input is selected (selected by the TS bit). Note: Compare/capture2 is only writable when the channel is switched off (CC2E is zero).07OC1CERWCompare/capture1 clear enable bit.03OC1PERWPreload enable bit of compare/capture1.02OC1FERWFast enable bit of compare/capture1.0				OC2FE only works when the channel is configured in	
[9:8]CC2SRW00: The compare/capture2 is configured as output; 01: Compare/capture2 is configured as input, and IC2 is mapped on TI2; 10: Compare/capture2 is configured as input, and IC2 is mapped on TI1; 11: Compare/capture2 is configured as an input, and IC2 is mapped on TRC. This mode only works when the internal trigger input is selected (selected by the TS bit). Note: Compare/capture2 is only writable when the channel is switched off (CC2E is zero).07OC1CERWCompare/capture1 clear enable bit.06:41OC1MRWMode setting of compare/capture1.02OC1FERWFast enable bit of compare/capture1.0				PWM1 or PWM2 mode;	
[9:8]CC2S01: Compare/capture2 is configured as input, and IC2 is mapped on TI2; 10: Compare/capture2 is configured as input, and IC2 is mapped on TI1; 11: Compare/capture2 is configured as an input, and IC2 is mapped on TRC. This mode only works when the internal trigger input is selected (selected by the TS bit). Note: Compare/capture2 is only writable when the channel is switched off (CC2E is zero).07OC1CERWCompare/capture1 clear enable bit.06:41OC1MRWMode setting of compare/capture1.03OC1PERWPreload enable bit of compare/capture1.02OC1FERWFast enable bit of compare/capture1.0				Input selection of compare/capture2.	
[9:8]CC2SRWis mapped on TI2; 10: Compare/capture2 is configured as input, and IC2 is mapped on TI1; 11: Compare/capture2 is configured as an input, and IC2 is mapped on TRC. This mode only works when the internal trigger input is selected (selected by the TS bit). Note: Compare/capture2 is only writable when the channel is switched off (CC2E is zero).07OC1CERWCompare/capture1 clear enable bit.06:4]OC1MRWMode setting of compare/capture1.03OC1PERWPreload enable bit of compare/capture1.02OC1FERWFast enable bit of compare/capture1.0				00: The compare/capture2 is configured as output;	
[9:8]CC2SRW10: Compare/capture2 is configured as input, and IC2 is mapped on TI1; 11: Compare/capture2 is configured as an input, and IC2 is mapped on TRC. This mode only works when the internal trigger input is selected (selected by the TS bit). Note: Compare/capture2 is only writable when the channel is switched off (CC2E is zero).07OC1CERWCompare/capture1 clear enable bit.06If end of the setting of compare/capture1.03OC1PERWPreload enable bit of compare/capture1.02OC1FERWFast enable bit of compare/capture1.0				01: Compare/capture2 is configured as input, and IC2	
[9:8]CC2SRWis mapped on TI1; 11: Compare/capture2 is configured as an input, and IC2 is mapped on TRC. This mode only works when the internal trigger input is selected (selected by the TS bit). Note: Compare/capture2 is only writable when the channel is switched off (CC2E is zero).07OC1CERWCompare/capture1 clear enable bit.0[6:4]OC1MRWMode setting of compare/capture1.03OC1PERWPreload enable bit of compare/capture1.02OC1FERWFast enable bit of compare/capture1.0				is mapped on TI2;	
[9:8]CC2SRWIII: Compare/capture2 is configured as an input, and IC2 is mapped on TRC. This mode only works when the internal trigger input is selected (selected by the TS bit). Note: Compare/capture2 is only writable when the channel is switched off (CC2E is zero).07OC1CERWCompare/capture1 clear enable bit.06If 6:4]OC1MRWMode setting of compare/capture1.03OC1PERWPreload enable bit of compare/capture1.02OC1FERWFast enable bit of compare/capture1.0				10: Compare/capture2 is configured as input, and IC2	
11: Compare/capture2 is configured as an input, and IC2 is mapped on TRC. This mode only works when the internal trigger input is selected (selected by the TS bit). Note: Compare/capture2 is only writable when the channel is switched off (CC2E is zero).7OC1CERWCompare/capture1 clear enable bit.0[6:4]OC1MRWMode setting of compare/capture1.03OC1PERWPreload enable bit of compare/capture register1.02OC1FERWFast enable bit of compare/capture1.0	F0·81	CC2S	RW	is mapped on TI1;	0
the internal trigger input is selected (selected by the TS bit). Note: Compare/capture2 is only writable when the channel is switched off (CC2E is zero).7OC1CERWCompare/capture1 clear enable bit.0[6:4]OC1MRWMode setting of compare/capture1.03OC1PERWPreload enable bit of compare/capture register1.02OC1FERWFast enable bit of compare/capture1.0	[7.0]	0025	IX W	11: Compare/capture2 is configured as an input, and	0
TS bit).TS bit).Note: Compare/capture2 is only writable when the channel is switched off (CC2E is zero).7OC1CE7OC1CE7OC1CE8RW6:4]OC1M8RW9Preload enable bit of compare/capture1.02OC1FE8RW7Fast enable bit of compare/capture1.001111112111<				IC2 is mapped on TRC. This mode only works when	
Note:Compare/capture2 is only writable when the channel is switched off (CC2E is zero).7OC1CERWCompare/capture1 clear enable bit.0[6:4]OC1MRWMode setting of compare/capture1.03OC1PERWPreload enable bit of compare/capture register1.02OC1FERWFast enable bit of compare/capture1.0				the internal trigger input is selected (selected by the	
channel is switched off (CC2E is zero).7OC1CERWCompare/capture1 clear enable bit.0[6:4]OC1MRWMode setting of compare/capture1.03OC1PERWPreload enable bit of compare/capture register1.02OC1FERWFast enable bit of compare/capture1.0				TS bit).	
7OC1CERWCompare/capture1 clear enable bit.0[6:4]OC1MRWMode setting of compare/capture1.03OC1PERWPreload enable bit of compare/capture register1.02OC1FERWFast enable bit of compare/capture1.0				Note: Compare/capture2 is only writable when the	
[6:4]OC1MRWMode setting of compare/capture1.03OC1PERWPreload enable bit of compare/capture register1.02OC1FERWFast enable bit of compare/capture1.0				channel is switched off (CC2E is zero).	
3OC1PERWPreload enable bit of compare/capture register1.02OC1FERWFast enable bit of compare/capture1.0	7		RW		0
2 OC1FE RW Fast enable bit of compare/capture1. 0			RW		
	3	OC1PE	RW	Preload enable bit of compare/capture register1.	0
[1:0]CC1SRWInput selection bits of compare/capture1.0	2	OC1FE	RW	Fast enable bit of compare/capture1.	0
	[1:0]	CC1S	RW	Input selection bits of compare/capture1.	0

Capture mode (pin direction is input):

Bit	Name	Access	Description	Reset value
[15:12]	IC2F	RW	Input capture2 filter configuration bits; these bits set the sampling frequency and digital filter length of TI1 input. The digital filter is composed of an event counter, in which N events are needed to validate a transition on the output. 0000: No filter, sampling is done at Fdts; 1000: Fsampling=Fdts/8, N=6; 0001: Fsampling=Fck_int, N=2; 1001: Fsampling=Fck_int, N=4; 1010: Fsampling=Fck_int, N=4; 1010: Fsampling=Fdts/16, N=5; 0011: Fsampling=f=Fck_int, N=8;	

[11:10]IC2PSCRW1011: Fsampling=Fdts/16, N=6; 0100: Fsampling=Fdts/2, N=6; 0101: Fsampling=Fdts/2, N=8; 0101: Fsampling=Fdts/32, N=5; 0110: Fsampling=Fdts/32, N=6; 0111: Fsampling=Fdts/32, N=6; 0111: Fsampling=Fdts/32, N=8;[11:10]IC2PSCRWCompare/capture2 prescaler configuration bits; these 2 bits define the prescaler factor of compare/capture 2 Once CC1E=0, the prescaler will be reset. 00: Prescaler OFF, each edge detected on the capture input port triggers a capture; 01: Trigger a capture every 2 events;	
[11:10]IC2PSCRWI100: Fsampling=Fdts/16, N=8; 0101: Fsampling=Fdts/2, N=8; 1101: Fsampling=Fdts/32, N=6; 0110: Fsampling=Fdts/32, N=6; 0111: Fsampling=Fdts/32, N=8; Compare/capture2 prescaler configuration bits; these 2 bits define the prescaler factor of compare/capture 2 Once CC1E=0, the prescaler will be reset. 00: Prescaler OFF, each edge detected on the captured input port triggers a capture;	
[11:10]IC2PSCRW0101: Fsampling=Fdts/2, N=8; 1101: Fsampling=Fdts/32, N=6; 0110: Fsampling=Fdts/32, N=6; 0111: Fsampling=Fdts/4, N=8; 1111: Fsampling=Fdts/32, N=8;[11:10]IC2PSCRWCompare/capture2 prescaler configuration bits; these 2 bits define the prescaler factor of compare/capture 2 Once CC1E=0, the prescaler will be reset. 00: Prescaler OFF, each edge detected on the capture input port triggers a capture;	
[11:10]IC2PSCRWI101: Fsampling=Fdts/32, N=5; 0110: Fsampling=Fdts/32, N=6; 0111: Fsampling=Fdts/32, N=6; 0111: Fsampling=Fdts/4, N=8; 1111: Fsampling=Fdts/32, N=8;[11:10]IC2PSCRWCompare/capture2 prescaler configuration bits; these 2 bits define the prescaler factor of compare/capture 2 Once CC1E=0, the prescaler will be reset. 00: Prescaler OFF, each edge detected on the captured input port triggers a capture;	
[11:10]       IC2PSC       RW       0110: Fsampling=Fdts/4, N=6; 1110: Fsampling=Fdts/32, N=6; 0111: Fsampling=Fdts/32, N=8;         [11:10]       IC2PSC       RW       Compare/capture2 prescaler configuration bits; these 2 bits define the prescaler factor of compare/capture 2 Once CC1E=0, the prescaler will be reset.	
[11:10]       IC2PSC       RW       Image: Registration of the prescaler of the pres	
[11:10]       IC2PSC       RW       0111: Fsampling=Fdts/4, N=8; 1111: Fsampling=Fdts/32, N=8; Compare/capture2 prescaler configuration bits; these 2 bits define the prescaler configuration bits; these 2 bits define the prescaler factor of compare/capture 2 Once CC1E=0, the prescaler will be reset. 00: Prescaler OFF, each edge detected on the capture input port triggers a capture;	
[11:10]       IC2PSC       RW       I111: Fsampling=Fdts/32, N=8;         [11:10]       IC2PSC       RW       Compare/capture2 prescaler configuration bits; these 2 bits define the prescaler factor of compare/capture 2 Once CC1E=0, the prescaler will be reset.         [11:10]       IC2PSC       RW	
[11:10]       IC2PSC       RW       Compare/capture2 prescaler configuration bits; these 2 bits define the prescaler factor of compare/capture 2 Once CC1E=0, the prescaler will be reset.         [11:10]       IC2PSC       RW	
[11:10]IC2PSCRWbits define the prescaler factor of compare/capture 2 Once CC1E=0, the prescaler will be reset. 00: Prescaler OFF, each edge detected on the capture input port triggers a capture;	1
[11:10] IC2PSC RW Once CC1E=0, the prescaler will be reset. 00: Prescaler OFF, each edge detected on the capture input port triggers a capture;	1
[11:10] IC2PSC RW 00: Prescaler OFF, each edge detected on the capture input port triggers a capture;	
[11:10] IC2PSC RW 00: Prescaler OFF, each edge detected on the capture input port triggers a capture;	
[11:10] IC2PSC RW input port triggers a capture;	
01: Trigger a capture every 2 events;	0
10: Trigger a capture every 4 events;	
11: Trigger a capture every 8 events;	
Compare/capture2 input selection bits. These 2 bits	3
define the direction of the channel (input/output) and	t
selection of input pins.	
00: Compare/capture1 is configured as output;	
01: Compare/capture1 is configured as input, and ICI	
is mapped on TI1;	
10: Compare/capture1 is configured as input, and IC	
[9:8] CC2S RW RW is mapped on TI2;	0
11: Compare/capture1 is configured as an input, and	I
IC1 is mapped on TRC. This mode only works when	1
the internal trigger input is selected (selected by the	
TS bit).	
Note: CC1S can be written only when the channel is	3
closed (CC1E is 0).	
[7:4] IC1F RW Input capture1 filter configuration bits.	0
[3:2] IC1PSC RW Prescaler configuration bits of compare/capture1.	0
[1:0] CC1S RW Input selection bits of compare/capture1.	

### 15.4.8 Compare/capture control register2 (TIMx\_CHCTLR2) (x=2/3/4)

Offset address: 0x1C

The channel can be used for input (capture mode) or output (comparison mode), and the direction of the channel is defined by the corresponding CCxS bit. The functions of other bits of this register are different in input and output modes. OCxx describes the function of the channel in output mode, and ICxx describes the function of the channel in input mode.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
OC4CE	00	24M[2	:0]	OC4PE	OC4FE	COAC		OC3CE	00	C3M[2	:0]	OC3PE	OC3FE	0020	101
Ι	IC4F[3:0] IC4PSC[1:0]		CC4S	5[1:0]	IC3F[3:0]				IC3PS	C[1:0]	CC38	S[1:0]			

Bit	Name	Access	Description	Reset value
15	OC4CE	RW	Clear enable bit of compare/capture4.	0
[14:12]	OC4M	RW	Mode setting bits of compare/capture4.	0
11	OC4PE	RW	Preload enable bit of compare/capture register4.	0
10	OC4FE	RW	Fast enable bit of compare/capture4.	0
[9:8]	CC4S	RW	Input selection bits of compare/capture4.	0
7	OC3CE	RW	Clear enable bit of compare/capture3.	0
[6:4]	OC3M	RW	Mode setting bits of compare/capture3.	0
3	OC3PE	RW	Preload enable bit of compare/capture register3.	0
2	OC3FE	RW	Fast enable bit of compare/capture3.	0
[1:0]	CC3S	RW	Input selection bits of compare/capture3.	0

Compare mode (pin direction is output):

Capture mode (pin direction is input):

Bit	Name	Description	Reset value	
[15:12]	IC4F	RW	Input capture4 filter configuration bits.	0
[11:10]	IC4PSC	RW	Prescale configuration bits of compare/capture4.	0
[9:8]	CC4S	RW	Input selection bits of compare/capture4.	0
[7:4]	IC3F	RW	Input capture3 filter configuration bits.	0
[3:2]	IC3PSC	RW	Prescale configuration bits of compare/capture3.	0
[1:0]	CC3S	RW	Input selection bits of compare/capture3.	0

## 15.4.9 Compare/capture enable register (TIMx\_CCER) (x=2/3/4)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Rese	rved	CC4P	CC4E	Rese	rved	CC3P	CC3E	Rese	rved	CC2P	CC2E	Rese	erved	CC1P	CC1E

Bit	Name	Access	Description	Reset value
[15:14]	Reserved	RO	Reserved.	0
13	CC4P	RW	Output polarity setting bit of compare/capture4.	0
12	CC4E	RW	Output enable bit of compare/capture4.	0
[11:10]	保留	RO	Reserved.	0
9	CC3P	RW	Output polarity setting bit of compare/capture3.	0
8	CC3E	RW	Output enable bit of compare/capture3.	0
[7:6]	CC2NP	RO	Reserved.	0
5	CC2P	RW	Output polarity setting bit of compare/capture2.	0
4	CC2E	RW	Output enable bit of compare/capture2.	0
[3:2]	保留	RO	Reserved.	0
1	CC1P	RW	Output polarity setting bit of compare/capture1.	0
0	CC1E	RW	Output enable bit of compare/capture1.	0

0	offset a	ddress:	0x24												
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							CNT	[15:0]							

Bit	Name	Access	Description	Reset value
[15:0]	CNT	RW	Real-time value of timer counter.	0

### 15.4.11 Prescaler (TIMx\_PSC) (x=2/3/4)

Offset address: 0x28

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							PSC[	15:0]							

Bit	Name	Access	Description	Reset value
[15:0]	PSC	RW	The frequency division factor of the timer's prescaler; the clock frequency of the counter is equal to the input frequency of the frequency divider/(PSC+1).	

### 15.4.12 Auto reload register (TIMx\_ATRLR) (x=2/3/4)

Offset address: 0x2C

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							ATRL	R[15:0]							

Bit	Name	Access	Description	Reset value
[15:0]	ATRLR	RW	The value of ATRLR[15:0] is loaded into the counter. Please refer to Section 14.2.4 for ATRLR acting and update time. When ATRLR is empty, the counter stops.	0

## 15.4.13 Compare/capture register1 (TIMx\_CH1CVR) (x=2/3/4)

Offset address: 0x34

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						(	CH1CV	R[15:0	]						

Bi	t	Name	Access	Description	Reset value
[15:	:0]	CH1CVR	RW	Value of compare/capture channel1.	0

## 15.4.14 Compare/capture register2 (TIMx\_CH2CVR) (x=2/3/4)

CH32FV2x_V3x Reference Manual	1
-------------------------------	---

226

Offset address: 0x38

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						(	CH2CV	/R[15:0	)]						

Bit	Name	Access	Description	Reset value
[15:0]	CH2CVR	RW	Value of compare/capture channel2.	0

## 15.4.15 Compare/capture register3 (TIMx\_CH3CVR) (x=2/3/4)

Offset address: 0x3C

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							CH3CV	'R[15:0	)]						

Bit	Name	Access	Description	Reset value
[15:0]	CH3CVR	RW	Value of compare/capture channel3.	0

## 15.4.16 Compare/capture register4 (TIMx\_CH4CVR) (x=2/3/4)

Offset address: 0x40

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						(	CH4CV	/R[15:0	)]						

Bit	Name	Access	Description	Reset value
[15:0]	CH4CVR	RW	Value of compare/capture channel4.	0

### 15.4.17 DMA control register (TIMx\_DMACFGR) (x=2/3/4)

Offset address: 0x48

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved			Γ	)BL[4:(	)]		F	leserve	d		D	BA[4:0	)]		

Bit	Name	Access	Description	Reset value
[15:13]	Reserved	RO	Reserved.	0
[12:8]	DBL	RW	Length of data that DMA continuously transfers; the actual value is the value of this domain + 1.	0
[7:5]	Reserved	RO	Reserved.	0
[4:0]	DBA	RW	These bits define the offset of DMA from the address of control register1 in continuous mode.	0

### 15.4.18 DMA address register in continuous mode (TIMx\_DMAADR) (x=2/3/4)

CH32F	V2x_V3	3x Refer	ence Ma	anual		227								http://wch.cn				
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
-	DMAADR[15:0]										-	-						
					1									П				

Bit	Name	Access	Description	Reset value
[15:0]	DMAADR	RW	DMA address in continuous mode.	0

#### This chapter applies to the whole family of CH32F2x, CH32V2x and CH32V3x.


The basic timer module contains a 16-bit auto-reload timer (TIM6 and TIM7), that can be used to count and generate interrupt/DMA request on the update event.


## 16.1 Main features

Basic timer features include:

- 16-bit auto-reload counter, supports upcount
- 16-bit prescaler, the frequency division factor is dynamically adjustable from 1 to 65536
- Synchronization circuit to trigger the DAC
- Interrupt/DMA request generation on the update event

## 16.2 Principle and structure





#### 16.2.1 Overview

As shown in Figure 16-1, the structure of the basic timer can be divided into 2 parts: input clock and core counter.

The clock source of basic timer is AHB bus clock (CK\_INT). These input clock signals become CK\_PSC clock after various set filtering and frequency division operations, and then they are output to the core counter. In addition, these complex clock sources can also be output to DAC peripheral as TRGO.

The core of the basic timer is a 16-bit counter (CNT). CK\_PSC is divided by prescaler (PSC) and becomes CK\_CNT, finally it is output to CNT. CNT supports upcount, and it has a auto-reload register (ATRLR), that

reloads the initial value for the CNT every time a count cycle ends.

#### 16.2.2 Difference between basic timer and general purpose timer 基

Compared with general purpose timer, basic timer is lack of the following functions:

- 1) The basic timer does not support downcount or up/down count.
- 2) The basic timer does not have the 4 independent compare/capture channels.
- 3) The basic timer does not support external signals to control timer.
- 4) The basic timer does not support incremental code, or cascade connection/synchronization between timers..

#### 16.2.3 Clock input

The clock of basic timer is provided by the internal clock (CK\_INT).

#### 16.2.4 Counter and periphery

CK\_PSC is input to the prescaler (PSC) for frequency division. PSC has 16 bits, and the actual frequency division factor is equivalent to the value of R16\_TIMx\_PSC + 1. CK\_PSC becomes CK\_INT through PSC. The changed value of R16\_TIM1\_PSC does not take effect in real time, but can be updated to PSC after the update event. Update events include clearing the UG bit and resetting the UG bit.

### 16.3 Debug mode

When the system enters debug mode, the timer continues to run or stops according to the setting of the DBG module.

### **16.4 Register description**

	14010 10 1		
Name	Offset address	Description	Reset value
R16_TIM6_CTLR1	0x40001000	TIM6 control register1	0x0000
R16_TIM6_CTLR2	0x40001004	TIM6 control register2	0x0000
R16_TIM6_DMAINTENR	0x4000100C	TIM6 DMA/interrupt enable register	0x0000
R16_TIM6_INTFR	0x40001010	TIM6 interrupt flag register	0x0000
R16_TIM6_SWEVGR	0x40001014	TIM6 event generation register	0x0000
R16_TIM6_CNT	0x40001024	TIM6 counter	0x0000
R16_TIM6_PSC	0x40001028	TIM6 prescaler	0x0000
R16_TIM6_ATRLR	0x4000102C	TIM6 auto reload register	0x0000

Table 16-1 TIM6 related registers

Tal	ble	16-2	TIM7	related	l registers
-----	-----	------	------	---------	-------------

Name	Offset address	Description	Reset value
R16_TIM7_CTLR1	0x40001400	TIM7 control register1	0x0000
R16_TIM7_CTLR2	0x40001404	TIM7 control register2	0x0000
R16_TIM7_DMAINTENR	0x4000140C	TIM7 DMA/interrupt enable register	0x0000
R16_TIM7_INTFR	0x40001410	TIM7 interrupt flag register	0x0000
R16_TIM7_CNT	0x40001424	TIM7 counter	0x0000

R16_TIM7_PSC	0x40001428	TIM7 prescaler	0x0000
R16_TIM7_ATRLR	0x4000142C	TIM7 auto reload register	0x0000

# 16.4.1 Control register1 (TIMx\_CTLR1) (x=6/7)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			Rese	rved				ARP E	I	Reserve	d	OPM	URS	UDIS	CEN

Bit	Name	Access	Description	Reset value
[15:8]	Reserved	RO	Reserved	0
7	ARPE	RW	Auto reload and preload enable bit: 1: Auto reload value register (ATRLR) enabled; 0: Auto reload value register (ATRLR) disabled.	0
[6:4]	Reserved	R0	Reserved	0
3	OPM	RW	<ul><li>Single pulse mode.</li><li>1: The counter stops when the next update event (the CEN bit is cleared) occurs;</li><li>0: The counter does not stop when the next update event occurs.</li></ul>	0
2	URS	RW	Update request source; the software selects the source of UEV event through this bit. 1: If the update interrupt or if the DMA request is enabled, only the counter overflow/underflow will generate the update interrupt or DMA request; 0: If the update interrupt or if DMA request is enabled, any of the following events will generate an update interrupt or DMA request: -Counter overflow/underflow -Set the UG bit - Update generated by the slave mode controller	0
1	UDIS	RW	Update disable. Software enables/disables the generation of UEV events through this bit. 1: UEV disabled. No update event is generated, and the registers (ATRLR, PSC and CHCTLRx) maintain their values. If the UG bit is set or a hardware reset is sent by the slave mode controller, the counter and prescaler will be reinitialized. 0: UEV enabled. Update (UEV) events are generated by any of the following events: - Counter overflow/underflow -Set the UG bit - Update generated by the slave mode controller Registers with buffers are loaded with their preloaded	0

			values.	
			Counter enable.	
0	CEN	RW	1: Counter enabled;	0
			0: Counter disabled.	

# 16.4.2 Control register2 (TIMx\_CTLR2) (x=6/7)

Offset address: 0x04

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved									IMS[2	:0]		Rese	erved	-

Bit	Name	Access	Description	Reset value
[15:7]	Reserved	RO	Reserved	0
[6:4]	MMS	RW	Master mode selection: These 3 bits are used to select the synchronization information (TRGO) sent to the slave timer in the master mode. The possible combination is as follows: 000: Reset – The UG bit is used as a trigger output (TRGO). If it is a reset generated by a trigger input (the slave mode controller is in reset mode), the signal on TRGO will have a delay relative to the actual reset; 001: Enable-the counter enables signal CNT_EN to be used as a trigger output (TRGO). Sometimes, it is necessary to start multiple timers at the same time or control to enable slave timers within a period of time. The counter enable signal is generated by the logical OR of the CEN control bit and the trigger input signal in the gating mode. When the counter enable signal is controlled by the trigger input, there will be a delay on TRGO, unless the master/slave mode is selected (see the description of the MSM bit in the TIMx_SMCFGR register); 010: An update event is selected as the trigger input (TRGO). For example, the clock of a master timer can be used as a prescaler for a slave timer.	0
[3:0]	Reserved	RO	Reserved	0

# 16.4.3 DMA/interrupt enable register (TIMx\_DMAINTENR) (x=6/7)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		R	leserve	d	-	_	UDE		-	Re	served	-	-		UIE

Bit	Name	Access	Description	Reset value
[15:9]	Reserved	RO	Reserved	0
8	UDE	RW	Update DMA request enable bit. 1: Update DMA request enabled; 0: Update DMA request disabled.	0
[7:1]	Reserved	RO	Reserved	0
0	UIE	RW	Update interrupt enable bit. 1: Update interrupt enabled; 0: Update interrupt disabled.	0

# 16.4.4 Interrupt flag register (R16\_TIMx\_INTFR) (x=6/7)

Offset address: 0x10

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0							
							Reserv	ved				Reserved										

Bit	Name	Access	Description	Reset value
[15:1]	Reserved	RO	Reserved	0
0	UIF		Update interrupt flag bit. When an update event occurs, this bit is set by hardware and cleared by software. 1: Update interrupt generated; 0: No update interrupt generated. An update event generates in case of the following circumstances: UDIS=0, the repeat counter value overflows or underflows; URS=0, UDIS=0, the UG bit is set, or the counter core is reinitialized by software.	0

# 16.4.5 Event generation register (TIMx\_SWEVGR) (x=6/7)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						F	Reserve	d							UG

Bit	Name	Access	Description	Reset value
[15:1]	Reserved	RO	Reserved	0
0	UG	WO	Update event generation bit, to generate an update event. This bit is set by software and cleared automatically by hardware. 1: Initialize the counter and generate an update event; 0: No effect.	

\_\_\_\_\_

		Note: The counter of the prescaler is also cleared, but	
		the prescaler factor remains unchanged. In Centro	
		symmetric mode or up-counting mode, the core	
		counter will be cleared; in the down-counting mode,	
		the core counter will take the value of the reload value	
		register.	

### 16.4.6 Counter of general purpose timer (TIMx\_CNT) (x=6/7)

Offset address: 0x24

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							CNT[	[15:0]							

Bit	Name	Access	Description	Reset value
[15:0]	CNT	RW	Real-time value of counter.	0

## 16.4.7 Prescaler (TIMx\_PSC) (x=6/7)

Offset address: 0x28

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							PSC[	[15:0]							

Bit	Name	Access	Description	Reset value
[15:0]	PSC	RW	Frequency division factor of the timer's prescaler. The clock frequency of the counter is equal to the input frequency of the divider/(PSC+1).	

## 16.4.8 Auto reload register (TIMx\_ATRLR) (x=6/7)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							ATRL	R[15:0]							

Bit	Name	Access	Description	Reset value
[15:0]	ATRLR	I R W	The value of ATRLR[15:0] is loaded into the counter. Please refer to Section 14.2.4 for ATRLR acting and update time. When ATRLR is empty, the counter stops.	0

# Chapter 17 Digital-to-Analog Converter (DAC)

#### This chapter applies to the whole family of CH32F2x, CH32V2x and CH32V3x.


The digital-to-analog converter (DAC) contains 2 converters that converts 8/12-bit digital input to 2-channel analog voltage output. The DAC module has built-in triangular-wave generator and noise-wave generator, and it supports multiple event trigger conversions and supports DMA.

## 17.1 Main features

- Two DAC converters, and each has single output channel
- Triangular-wave generator and noise-wave generator
- Configurable 8- or 12-bit output
- Left or right data alignment in 12-bit mode
- Dual DAC channel independent or simultaneous conversions
- DMA capability
- Multiple trigger events

## **17.2 Functional description**

#### 17.2.1 DAC structure



#### Figure 17-1 DAC block diagram

#### 17.2.2 DAC channel configuration

#### 17.2.2.1 Enable DAC:

Set the ENx bit in the DAC CTLR register to 1, to enable the analog power to DAC channel x. After a period of start-up time, DAC channel x can be enabled. The DAC contains 2 analog output channels which can output independently or simultaneously.


Note: In order to avoid parasitic interference and additional power consumption, the corresponding pins of the DAC channel need to be set to analog input (AIN) mode in advance.

#### 17.2.2.2 Enable output buffer:

DAC integrates output buffers, which can be used to reduce the output impedance and increase the drive capacity to directly drive the external loads. Each DAC channel output buffer can be enabled or disabled by setting the BOFFx bit in the DAC CTLR register.

#### 17.2.2.3 Data format:

In single DAC channel mode, data formats include 8-bit right alignment, 12-bit left alignment and 12-bit right alignment. Write data to DAC R8BDHRx[7:0], and the module loads (after single APB1 clock cycle) the left shifted data to DAC DORx[11:0]. Write data to DAC R12BDHRx[11:0], and the module loads (after single APB1 clock cycle) the right aligned data to DAC DORx[11:0]. Write data to DAC L12BDHRx[15:4], and the module loads (after single APB1 clock cycle) the left aligned data to DAC DORx[11:0]. In dual DAC channel mode, data formats also include 8-bit right alignment, 12-bit left alignment and 12-bit right alignment. Write data to DAC RD8BDHR[7:0], and the module loads (after single APB1 clock cycle) the shifted [7:0] bits to DAC DOR1[11:0], and the shifted [15:8] bits to DAC DOR2[11:0]. Write data to DAC LD12BDHR[31:0], and the module loads (after single APB clock cycle) the shifted [15:4] bits to DAC DOR1[11:4], and the shifted [31:20] bits to DAC DOR2[11:4]. Write data to DAC RD12BDHR[31:0], and the module loads (after single APB clock cycle) the shifted [11:0] bits to DAC DOR1[11:0], and the shifted [27:16] bits to DAC DOR2[11:0].







Figure 17-3 Data formats in dual channel mode



#### 17.2.2.4 DMA capability:

DAC channel has the DMA capability. Set the DMAENx bit in the DAC CTLR register to 1, to enable DMA of the corresponding channel. When a trigger event occurs (software trigger not included), a DMA request is generated. And then the data in the DAC DORx register can be updated.

#### 17.2.2.5 Trigger event selection:

DAC conversion can be triggered by the following events. When the TENx bit in the DAC CTLR register is set to 1, a trigger event to trigger DAC conversion can be selected by configuring the TSELx[2:0] bits.

Trigger source	Typr	TSELx[2:0]
Timer 6 TRGO event		000
Timer 8 TRGO event		001
Timer 7 TRGO event	Internal signal from on ship timer	010
Timer 5 TRGO event	Internal signal from on-chip timer	011
Timer 2 TRGO event		100
Timer 4 TRGO event		101

Tabla	17 1	Trigger	avente
Table	1/-1	1112201	evenus

EXTI line9	External pin	110
SWTRIG (software trigger)	Software control bit	111

Every time a DAC interface detects a rising edge on the selected timer TRGO output or on the selected external interrupt line 9, the DAC\_DORx register is updated 3 APB1 clock cycles after the trigger occurs.

If the software trigger mode is configured, once the SWTRIG bit is set to 1, a conversion is started. The DAC\_DORx register is updated single APB1 clock cycle after the trigger occurs, and the SWTRIG bit can be automatically cleared by hardware.

*Note: The TSELx[2:0] bits cannot be changed when ENx is 1.* 

#### 17.2.3 DAC conversion

The data of the DAC channel comes from the DAC\_DORx register, but data cannot be directly written to the register DAC\_DORx. Any data output to the DAC channel x must be written into the DAC\_R12BDHR1, DAC\_L12BDHR1, DAC\_L12BDHR2, DAC\_L12BDHR2, DAC\_RD12BDHR, DAC\_LD12BDHR and DAC\_RD8BDHR registers. The internal DAC\_DHRx register obtains the value of above registers and transfers it to the DAC DORx register after the corresponding time.

In the non-trigger mode, the data written into the DAC\_xDHRx register is shifted into the DAC\_DORx register in an APB1 clock cycle.

In software trigger mode, the DAC\_DORx register is automatically updated in an APB1 clock cycle after the rising edge of the event trigger.

In hardware trigger mode (timer TRGO event or external interrupt line 9 rising edge), the DAC\_DORx register is automatically updated in 3 APB1 clock cycles after the trigger event.

Load the DAC\_DORx register data. After the time of  $t_{SETTLING}$ , the output can be valid, and the length of this period of time will vary depending on the supply voltage and the analog output load.

The digital input is linearly converted to analog voltage output by the DAC, and it ranges from 0 to  $V_{DDA}$ . The output voltage on any DAC channel pin shall meet the following relationship:

DAC output voltage =  $V_{DDA}$ \* (DAC\_DORx/ 4096).


#### 17.2.4 DAC triangular-wave generator

The module has a built-in triangular wave generator, which can add a small amplitude triangle wave to the reference signal. Set WAVEx[1:0] bit as '10' and select the triangular wave generation function of DAC. Set MAMPx[3:0] bit in the DAC\_CTLR register to select the amplitude of triangular wave.

The system contains a triangular wave counter starting from 0, which accumulates by 1 in 3 APB1 clock cycles after each trigger event. The value of the counter is added to the value of the DAC\_DHRx register and the overflow bit is discarded and then written to the DAC\_DORx register. When the value transmitted into the DAC\_DORx register is smaller than the maximum amplitude defined by the MAMPx[3:0] bits, the triangular wave counter will gradually accumulate. Once it reaches the set maximum amplitude, the counter will begin to decrease progressively, and then start to accumulate after reaching 0. Repeat this cycle. Set WAVEx[1:0] bits to '00' to reset the generation of triangle waves.

*Note:* 1. To generate a triangular wave, DAC trigger must be enabled, i.e., setting the TENx bit in the DAC\_CTLR register to 1.

2. MAMPx[3:0] bits must be set before enable the DAC. Otherwise, its value cannot be modified.




#### 17.2.5 DAC noise wave generator

The module has a built-in noise generator that uses the Linear Feedback Shift Register (LFSR) to generate pseudo noise with varying amplitude. Set WAVE[1:0] bits to '01' to select the DAC noise generation function. Set the MAMPx[3:0] bits in the DAC\_CTLR register to select the data of the masked part of the LFSR.

The preload value of the register LFSR is 0xAAA. According to a specific algorithm, the value of this register is updated in 3 APB1 clock cycles after each trigger event. Setting the MAMPx[3:0] bits in the DAC\_CR register can mask part or all of the LFSR data, so that the LSFR value obtained is added to the value of DAC\_DHRx, and the overflow bit is removed and then written into the DAC\_DORx register. If the register LFSR value is 0x000, it will inject '1' (anti-lock mechanism). Set WAVEx[1:0] bit to '00' to reset the generation algorithm of LFSR waveform.

*Note: To generate a noise wave, DAC trigger must be enabled, i.e., setting the TENx bit in the DAC\_CTLR register to 1.* 



#### 17.3 Dual DAC conversion

When the 2 DAC channels are required at the same time, the module integrates 3 data registers in dual DAC mode (DAC\_RD8BDHR, DAC\_LD12BDHR, DAC\_RD12BDHR), in order to efficiently operate the DAC module. The conversion value of the 2 DACs can be updated when only one of the 3 registers is operated.

For dual DAC conversion, other registers of the module can be used to implement 11 types of conversion modes with different combinations. The value of data to be converted in the 2 channels needs to be written to one of the 3 data registers.

#### 17.3.1 Independent trigger with the same LFSR generation

Set the TENx bits. TSELx can be set as different values. WAVEx is set to 0b01. MAMPx is set as the same LFSR mask value. When a channel1 trigger event occurs, add the counter (LFSR1) with the same mask value to the channel1 data register (DAC DHR1), and the sum is transferred to DAC DOR1 after delay of 3

APB1 clocks, for conversion. Then the LFSR1 counter is updated. When a channel2 trigger event occurs, add the counter (LFSR2) with the same mask value to the channel2 data register (DAC\_DHR2), and the sum is transferred to DAC\_DOR2 for conversion after delay of 3 APB1 clocks. Then the LFSR2 counter is updated.

#### 17.3.2 Independent trigger with different LFSR generation

Set the TENx bits. TSELx can be set as different values. WAVEx is set to 0b01. MAMPx can be set as different mask values of LFSR. When a channel1 trigger event occurs, add the LFSR1 counter, with the mask value configured by the MAMP1[3:0] bits, to the channel1 data register (DAC\_DHR1), and the sum is transferred to DAC\_DOR1 for conversion after delay of 3 APB1 clocks. Then the LFSR1 counter is updated. When a channel2 trigger event occurs, add the LFSR2 counter, with the mask value configured by the MAMP2[3:0] bits, to the channel2 data register (DAC\_DHR2), and the sum is transferred to DAC\_DOR2 for conversion after delay of 3 APB1 clocks. Then the LFSR1 counter is updated.

#### 17.3.3 Independent trigger with the same triangle generation

Set the TENx bits. TSELx can be set as different values. WAVEx is set to 0b1x. MAMPx is set as the same triangle amplitude value. When a channel1 trigger event occurs, add the channel1 triangle counter, with the same triangle amplitude, to the channel1 data register (DAC\_DHR1), and the sum is transferred to DAC\_DOR1 for conversion after delay of 3 APB1 clocks. Then the channel1 triangle counter is updated. When a channel2 trigger event occurs, add the channel2 triangle counter, with the same triangle amplitude, to the channel2 triangle counter, with the same triangle amplitude, to the channel2 triangle counter, with the same triangle amplitude, to the channel2 triangle counter, with the same triangle amplitude, to the channel2 triangle counter is transferred to DAC\_DOR2 for conversion after delay of 3 APB1 clocks. Then the channel2 triangle counter is updated.

#### 17.3.4 Independent trigger with different triangle generation

Set the TENx bits. TSELx can be set as different values. WAVEx is set to 0b1x. MAMPx can be set as different triangle amplitude values. When a channel1 trigger event occurs, add the channel1 triangle counter, with a triangle amplitude configured by MAMP1, to the channel1 data register (DAC\_DHR1), and the sum is transferred to DAC\_DOR1 for conversion after delay of 3 APB1 clocks. Then the channel1 triangle counter, with a triangle amplitude configured by MAMP2, to the channel2 data register (DAC\_DHR2), and the sum is transferred to DAC DOR2 for conversion after delay of 3 APB1 clocks. Then the channel2 triangle counter, with a triangle amplitude configured by MAMP2, to the channel2 data register (DAC\_DHR2), and the sum is transferred to DAC DOR2 for conversion after delay of 3 APB1 clocks. Then the channel2 triangle counter is updated.

#### 17.3.5 Independent trigger with no wave generation

Set the TENx bits. TSELx can be set as different values to select different trigger sources. When a channel1 trigger event occurs, the value of the channel1 data register (DAC\_DHR1) delayed 3 APB1 clocks is transferred to DAC\_DOR1 for conversion. When a channel2 trigger event occurs, the value of the channel2 data register (DAC\_DHR2) delayed 3 APB1 clocks is transferred to DAC\_DOR2 for conversion.

#### 17.3.6 Simultaneous software trigger

In this conversion mode, write the dual DAC channel data to the desired register. An APB1 clock cycle later, the data in DAC\_DHR1 and DAC\_DHR2 is respectively transferred to DAC\_DOR1 and DAC\_DOR2 for conversion.

#### 17.3.7 Simultaneous trigger with the same LFSR generation

Set the TENx bits. TSELx is set as the same value. WAVEx is set to 0b01. MAMPx is set as the same LFSR mask value. When a trigger event occurs, add the LFDR1 counter, with the same mask value, to the DAC\_DHR1 register, and the sum is transferred to DAC\_DOR1 after delay of 3 APB1 clocks for conversion. Then the LFSR1 counter is updated. At the same time, add the LFDR2 counter, with the same mask value, to the DAC\_DHR2 register, and the sum is transferred to DAC\_DOR2 after delay of 3 APB1 clocks for conversion. Then the LFSR1 counter is updated.

#### 17.3.8 Simultaneous trigger with different LFSR generation

Set the TENx bits. TSELx is set as the same value. WAVEx is set to 0b01. MAMPx can be set as different LFSR mask values. When a trigger event occurs, add the LFSR1 counter, with different mask values, to the DAC\_DHR1 register, and the sum is transferred to DAC\_DOR1 after delay of 3 APB1 clocks for conversion. Then the LFSR1 counter is updated. At the same time, add the LFSR2 counter, with different mask values, to the DAC\_DHR2 register, and the sum is transferred to DAC\_DOR2 after delay of 3 APB1 clocks for conversion. Then the LFSR2 counter is updated.

#### 17.3.9 Simultaneous trigger with the same triangle generation

Set the TENx bits. TSELx is set as the same value. WAVEx is set to 0b1x. MAMPx is set as the same triangle amplitude value. When a trigger event occurs, add the counter, with the same triangle amplitude value, to the DAC\_DHR1 register, and the sum is transferred to DAC\_DOR1 after delay of 3 APB1 clocks for conversion. Then the channel1 triangle counter is updated. At the same time, add the counter, with the same triangle amplitude value, to the DAC\_DHR2 register, and the sum is transferred to DAC\_DOR2 after delay of 3 APB1 clocks for conversion. Then the channel2 triangle counter is updated.

#### 17.3.10 Simultaneous trigger with different triangle generation

Set the TENx bits. TSELx is set as the same value. WAVEx is set to 0b1x. MAMPx can be set as different triangle amplitude values. When a trigger event occurs, add the counter, with a triangle amplitude configured by MAMP1[3:0], to the DAC\_DHR1 register, and the sum is transferred to DAC\_DOR1 after delay of 3 APB1 clocks for conversion. Then the channel1 triangle counter is updated. At the same time, add the counter, with a triangle amplitude configured by MAMP2[3:0], to the DAC\_DHR2 register, and the sum is transferred to DAC\_DOR2 after delay of 3 APB1 clocks for conversion. Then the channel2 triangle counter is updated.

#### 17.3.11 Simultaneous trigger with no wave generation

Set the TENx bits. TSELx is set as the same value. In this conversion mode, when a trigger event occurs, the values of the DAC\_DHR1 register and the DAC\_DHR2 register delayed 3 APB1 clocks are respectively transferred to DAC\_DOR1 and DAC\_DOR2 for DAC conversion.

## **17.4 Register description**

Name	Access address	Description	Reset value
R32_DAC_CTLR	0x40007400	DAC control register	0x00000000
R32_DAC_SWTR	0x40007404	DAC software trigger register	0x00000000

Table 17-2 DAC related registers

0x40007408	DAC channel1 right-aligned 12-bit data hold register	0x00000000
	5	
0x4000740C	DAC channell left-aligned 12-bit data	0x00000000
01110007100	hold register	011000000000
	DAC channel1 right-aligned 8-bit data	
0x40007410		0x00000000
	5	
0x40007414	DAC channel2 right-aligned 12-bit data	0x00000000
0/1000/111	hold register	0.00000000
	DAC channel2 left-aligned 12-bit data	
0x40007418	-	0x00000000
	Ŭ	
0x4000741C	DAC channel2 right-aligned 8-bit data	0x00000000
074000/410	hold register	0x00000000
	Dual channel right-aligned 12-bit data	
0x40007420		0x00000000
	Ŭ	
0x40007424	Dual channel left-aligned 12-bit data hold	0x00000000
0140007424	register	0x00000000
	Dual channel right-aligned 8-bit data hold	
0x40007428	C C	0x00000000
0x4000742C	DAC channel1 data output register	0x00000000
0x40007430	DAC channel2 data output register	0x00000000
	0x4000740C 0x40007410 0x40007414 0x40007418 0x40007418 0x4000741C 0x40007420 0x40007424 0x40007428 0x40007422	0x40007408hold register0x4000740CDAC channel1 left-aligned 12-bit data hold register0x40007410DAC channel1 right-aligned 8-bit data hold register0x40007414DAC channel2 right-aligned 12-bit data hold register0x40007418DAC channel2 left-aligned 12-bit data hold register0x40007410DAC channel2 right-aligned 12-bit data hold register0x40007418DAC channel2 right-aligned 12-bit data hold register0x40007410DAC channel2 right-aligned 8-bit data hold register0x40007420DAC channel right-aligned 12-bit data hold register0x40007424Dual channel right-aligned 12-bit data hold register0x40007428Dual channel right-aligned 8-bit data hold register0x40007428Dual channel right-aligned 8-bit data hold register0x40007428Dual channel right-aligned 8-bit data hold register0x40007420Dual channel right-aligned 8-bit data hold register0x40007428Dual channel right-aligned 8-bit data hold register0x40007420DAC channel1 data output register

# 17.4.1 DAC control register (DAC\_CTLR)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	Reserved		DMAE N2		MAM	P2[3:0]		WAVE	E2[2:0]	TS	SEL2[2	:0]	TEN2	BOFF 2	EN2
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	Reserved DMA N1		DMAE N1		MAM	P1[3:0]		WAVE	E1[2:0]	TS	SEL1[2	:0]	TEN1	BOFF 1	EN1

Bit	Name	Access	Description	Reset value
[31:29]	Reserved	RO	Reserved.	0
28	DMAEN2	RW	DMA enable of DAC channel2: 1: DMA of DAC channel2 enabled; 0: DMA of DAC channel2 disabled.	0
[27:24]	MAMP2		DAC channel2 mask/amplitude setting. The software sets this area to select the LFSR data mask bit in the noise generation mode, and select the waveform amplitude in the triangle waveform generation mode: 0000: Unmask bit0 of LFSR/Triangle amplitude equal to 1; 0001: Unmask bits[1:0] of LFSR / Triangle amplitude equal to 3; 0010: Unmask bits[2:0] of LFSR / Triangle amplitude equal to 7;	

			0011: Unmask bits[3:0] of LFSR / Triangle amplitude equal		
			0100: Unmask bits[4:0] of LFSR / Triangle amplitude equal		
			0101: Unmask bits[5:0] of LFSR / Triangle amplitude equal		
			to 63;		
			0110: Unmask bits[6:0] of LFSR / Triangle amplitude equal		
			to 127;		
			0111: Unmask bits[7:0] of LFSR / Triangle amplitude equal		
			to 255;		
			1000: Unmask bits[8:0] of LFSR / Triangle amplitude equal		
			to 511;		
			1001: Unmask bits[9:0] of LFSR / Triangle amplitude equal		
			to 1023;		
			1010: Unmask bits[10:0] of LFSR / Triangle amplitude		
			equal to 2047;		
			≥1011: Unmask bits[11:0] of LFSR / Triangle amplitude		
			equal to 4095.		
			Noise/triangular wave generation enable of DAC channel2		
[23:22]	WAVE2	RW	00: Wave generator disabled;	0	
			01: Noise wave generator enabled;	-	
			1x: Triangular wave generator enabled.		
			Trigger event selection of DAC channel2:		
			000: TIM6 TRGO event;		
		RW	001: TIM8 TRGO event;		
	TSEL2		010: TIM7 TRGO event;		
[21:19]			011: TIM5 TRGO event;	0	
			100: TIM2 TRGO event;		
			101: TIM4 TRGO event;		
			110: External interrupt line9;		
			111: Software trigger;		
			Others: Reserved.		
			External trigger mode enable of DAC channel2:		
			1: Trigger of DAC channel2 enabled. The data written		
			into the DAC_xDHR register is sent to the DAC_DOR2		
			register in 3 APB1 clock cycles.		
18	TEN2	RW	0: Trigger of DAC channel2 disabled. The data written	0	
			into the DAC_xDHR register is sent to the DAC_DOR2	-	
			register in 1 APB1 clock cycle.		
			Note: If software trigger is selected, the data in		
			DAC_xDHR only needs to be sent to the DAC_DOR2		
			register in an APB1 clock cycle.		
			DAC channel2 output buffer disable control		
17	BOFF2	RW	(recommended to be enabled):	0	
	BOFF2   I		1: DAC channel2 output buffer disabled;		
			0: DAC channel2 output buffer enabled.		

			DAC channel2 enable:	
16	EN2	RW	1: DAC channel2 enabled;	0
			0: DAC channel2 disabled.	Ţ
[15:13]	Reserved	RO	Reserved.	0
			DMA enable of DAC channel1:	
12	DMAEN1	RW	1: DMA function of DAC channel1 enabled;	0
			0: DMA function of DAC channel1 disabled.	
[11:8]	MAMP1	RW	DAC channel 1 mask/amplitude setting. The software sets these bits to select the LFSR data mask bit in the noise generation mode, and select the wave amplitude in the triangle waveform generation mode: 0000: Unmask bit0 of LFSR / Triangle amplitude equal to 1; 0001: Unmask bits[1:0] of LFSR / Triangle amplitude equal to 3; 0010: Unmask bits[2:0] of LFSR / Triangle amplitude equal to 7; 0011: Unmask bits[3:0] of LFSR / Triangle amplitude equal to 15; 0100: Unmask bits[4:0] of LFSR / Triangle amplitude equal to 31; 0101: Unmask bits[5:0] of LFSR / Triangle amplitude equal to 63; 0110: Unmask bits[6:0] of LFSR / Triangle amplitude equal to 63; 0110: Unmask bits[6:0] of LFSR / Triangle amplitude equal to 51; 0100: Unmask bits[7:0] of LFSR / Triangle amplitude equal to 51; 1000: Unmask bits[7:0] of LFSR / Triangle amplitude equal to 511; 1001: Unmask bits[9:0] of LFSR / Triangle amplitude equal to 511; 1001: Unmask bits[9:0] of LFSR / Triangle amplitude equal to 1023; 1010: Unmask bits[10:0] of LFSR / Triangle amplitude equal to 1023; 1010: Unmask bits[10:0] of LFSR / Triangle amplitude equal to 2047; ≥1011: Unmask bits[11:0] of LFSR / Triangle amplitude equal to 4095.	0
[7:6]	WAVE1	RW	<ul> <li>Noise/triangular wave generation enable of DAC channel1.</li> <li>00: Wave generator disabled;</li> <li>01:Noise wave generator enabled;</li> <li>1x: Triangular wave generator enabled.</li> </ul>	0
[5:3]	TSEL1	RW	Trigger event selection of DAC channel1: 000: TIM6 TRGO event; 001: TIM8 TRGO event; 010: TIM7 TRGO event; 011: TIM5 TRGO event; 100: TIM2 TRGO event; 101: TIM4 TRGO event; 110: External interrupt line9;	0

			111: Software trigger;		
			Others: Reserved.		
			External trigger mode enable of DAC channel1:		
			1: Trigger of DAC channel1 enabled. The data written		
			into the DAC_xDHR register is sent to the DAC_DOR1		
			register in 3 APB1 clock cycles.		
2	TEN1	RW	0: Trigger of DAC channel1 disabled. The data written	0	
2	IENI	K W	into the DAC_xDHR register is sent to the DAC_DOR1	U	
			register in 1 APB1 clock cycle.		
			Note: If software trigger is selected, the data in		
			DAC_xDHR only needs to be sent to the DAC_DOR1		
			register in an APB1 clock cycle.		
			DAC channel1 output buffer disable control		
1	BOFF1	RW	(recommended to be enabled):	0	
1	DOLLI	K W	1: DAC channel1 output buffer disabled;	0	
			0: DAC channel1 output buffer enabled.		
			DAC channel1 enable:		
0	EN1	RW	1: DAC channel1 enabled;	0	
			0: DAC channel1 disabled.		

Note: The configuration register includes the configuration of channel1 and channel2. When the outputs of the 2 channels are enabled at the same time (ENx bit is '1'), the same wave is output to 2 hardware channels according to the configuration of channel1. When only the output of channel1 is enabled, the wave is output to the hardware channel1 according to the configuration of channel1, and channel2 does not output. When only the output of channel2 is enabled, the wave is output to the hardware2 according to the configuration of channel2, and channel 1 does not output.

#### 17.4.2 DAC software trigger register (DAC\_SWTR)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Reserved											-	-		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
										SW TRIG 2	SW TRIG 1				

Bit	Name	Access	Description	Reset value
[31:2]	Reserved	RO	Reserved.	0
1	SWTRIG2	WO	Software trigger control bit of DAC channel2: 1: Software trigger of DAC channel2 enabled; 0: Software trigger of DAC channel2 disabled. Note: Once the data in DAC_xDHR (after 1 APB1 clock cycle) is sent to the DAC_DOR2 register, this bit can be cleared by hardware.	0
0	SWTRIG1	WO	Software trigger control bit of DAC channel1: 1: Software trigger of DAC channel1 enabled;	0

		0: Software trigger of DAC channel1 disabled.	
		Note: Once the data in DAC_xDHR (after 1	
		APB1 clock cycle) is sent to the DAC_DOR1	
		register, this bit can be cleared by hardware.	

### 17.4.3 DAC channel1 right-aligned 12-bit data hold register (DAC\_R12BDHR1)

Offset address: 0x08

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Reserved														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved							D	ACC1D	HR[11	:0]				

Bit	Name	Access	Description	Reset value
[31:12]	Reserved	RO	Reserved.	0
[11:0]	DACC1DHR	RW	12-bit right-aligned data of DAC channel1.	0

# 17.4.4 DAC channel1 left-aligned 12-bit data hold register (DAC\_L12BDHR1)

Offset address: 0x0C

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DACC1DHR[11:0]												Reser	ved		

Bit	Name	Access	Description	Reset value
[31:12]	Reserved	RO	Reserved.	0
[11:4]	DACC1DHR	RW	12-bit left-aligned data of DAC channel1.	0
[3:0]	Reserved	RO	Reserved.	0

# 17.4.5 DAC channel1 right-aligned 8-bit data hold register (DAC\_R8BDHR1)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved										D	ACC1I	DHR[7:	0]		

	Bit	Name	Access	Description	Reset value
[	[31:8]	Reserved	RO	Reserved	0
	[7:0]	DACC1DHR	RW	8-bit right-aligned data of DAC channel1.	0

(	Offset a	ddress	: 0x14	U	U				U		_				
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Reserved														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Rese	erved		DACC2DHR[11:0]											

Bit	Name	Access	Description	Reset value
[31:12]	Reserved	RO	Reserved	0
[11:0]	DACC2DHR	RW	12-bit right-aligned data of DAC channel2.	0

# 17.4.7 DAC channel2 left-aligned 12-bit data hold register (DAC\_L12BDHR2)

Offset address: 0x18

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
-	-	-	-	-	-	-	Rese	erved	-	-	-	-	-	-	-
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DACC2DHR[11:0]												Reser	ved		

Bit	Name	Access	Description	Reset value
[31:16]	Reserved	RO	Reserved	0
[15:4]	DACC2DHR	RW	12-bit left-aligned data of DAC channel2.	0
[3:0]	Reserved	RO	Reserved	0

# 17.4.8 DAC channel2 right-aligned 8-bit data hold register (DAC\_R8BDHR2)

Offset address: 0x1C

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
_	-	-	-	-	-	-	Rese	erved	-	-	-	-	-	-	-
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved DACC2DHR[7:0]														

Bit	Name	Access	Description	Reset value
[31:8]	Reserved	RO	Reserved	0
[7:0]	DACC2DHR	RW	8-bit right-aligned data of DAC channel2.	0

## 17.4.9 DAC dual channel right-aligned 12-bit data hold register (DAC\_RD12BDHR)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Rese	erved						DA	ACC2D	HR[11	:0]				

CH32FV2x\_V3x Reference Manual

247

http://wch.cn

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Rese	rved						DA	ACC1D	HR[11	:0]				

Bit	Name Access		Description	Reset value
[31:28]	Reserved	RO	Reserved	0
[27:16]	DACC2DHR	RW	12-bit right-aligned data of DAC channel2.	0
[15:12]	Reserved	RO	Reserved	0
[11:0]	DACC1DHR	RW	12-bit right-aligned data of DAC channel1.	0

## 17.4.10 DAC dual channel left-aligned 12-bit data hold register (DAC\_LD12BDHR)

Offset address: 0x24

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	DACC2DHR[11:0]												Rese	erved	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	DACC1DHR[11:0]												Rese	erved	

Bit	Name	Access	Description	Reset value
[31:20]	DACC2DHR	RW	12-bit left-aligned data of DAC channel2.	0
[19:16]	Reserved	RO	Reserved	0
[15:4]	DACC1DHR	RW	12-bit left-aligned data of DAC channel1.	0
[3:0]	Reserved	RO	Reserved	0

# 17.4.11 DAC dual channel right-aligned 8-bit data hold register (DAC\_RD8BDHR)

Offset address: 0x28

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Reserved														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	DACC2DHR[7:0]									D	ACC1I	DHR[7:	:0]		

Bit	Name	Access	Description	Reset value
[31:16]	Reserved	RO	Reserved	0
[15:8]	DACC2DHR	RW	8-bit right-aligned data of DAC channel2.	0
[7:0]	DACC1DHR	RW	8-bit right-aligned data of DAC channel1.	0

# 17.4.12 DAC channel1 data output register (DAC\_DOR1)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							

CH32FV2x\_V3x Reference Manual

248

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		erved						DA	ACC1D	OR[11	:0]				

Bit	Bit Name Access		Description	Reset value
[31:12]	Reserved	RO	Reserved.	0
[11:0]	DACC1DOR	RO	Output data of DAC channel1	0

# 17.4.13 DAC channel2 data output register (DAC\_DOR2)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Reserved														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved							-	D	ACC2E	OR[11	:0]	-	-	-	-

Bit	Name Access		Description	Reset value
[31:12]	Reserved	RO	Reserved.	0
[11:0]	DACC2DOR	RO	Output data of DAC channel2	0

## Chapter 18 Universal Synchronous Asynchronous Receiver

## **Transmitter (USART)**

### This chapter applies to the whole family of CH32F2x, CH32V2x and CH32V3x.

This module contains 3 USARTs (USART1/2/3) and 5 UARTs (UART4/5/6/7/8). Note: For CH32V20x\_D6 and CH32F20x\_D6, the serial port 4 is a universal synchronous asynchronous receiver transmitter (USART4).

## **18.1 Main features**

- Full-duplex or half-duplex synchronous or asynchronous communication
- NRZ data format
- Fractional baud rate generator, up to 9 Mbps
- Programmable data word length
- Configurable stop bits
- Supports LIN, IrDA encoder, smart card
- Supports DMA
- Multiple interrupt sources

#### **18.2** Overview




Figure 18-1 USART block diagram

When TE (transmission enable bit) is set, the data in the transmitter shift register will be outputted on the TX pin, and the clock will be outputted on the CK pin. During transmission, the lowest significant bit is the first to be shifted out. Each data frame starts with a low-level start bit, and then the transmitter sends 8-bit data or 9-bit data according to the setting of the M (word length) bit, and finally a configurable number of stop bits. If there is a parity check bit, the last bit of the data word is the check bit. After TE is set, an idle frame is sent. The idle frame is 10-bit or 11-bit high level, including the stop bit. The break frame is a 10-bit or 11-bit low level, followed by a stop bit.

#### 18.3 Baud rate generator

The baud rate of the transceiver =  $F_{CLK}/(16*USARTDIV)$ ;  $F_{CLK}$  is the clock of APBx, i.e., PCLK1 or PCLK2, PCLK2 is used for the USART1 module, and PCLK1 shall be used for the rest. The value of USARTDIV is determined according to the 2 domains: DIV\_M and DIV\_F in USART\_BRR. The specific calculation formula is:

$$USARTDIV = DIV_M + (DIV_F/16)$$

It shall be noted that the bit rate generated by the baud rate generator may not be exactly the baud rate required by the user, which may be biased. In addition to taking the value as close as possible, the method to reduce the deviation can also be to increase the APBx clock. For example, when the baud rate is set to

115200bps, the value of USARTDIV will be set to 39.0625, and the baud rate of 115200bps can be obtained at the highest frequency, but if you need a baud rate of 921600bps, the calculated USARTDIV will be 4.88, but the actual closest value filled in USART\_BRR can only be 4.875. The actual baud rate is 923076bps, with an error of 0.16%.

When the serial port waveform sent by the transmitter is transmitted to the receiver, there is a certain error in the baud rate between the receiver and the sender. The error mainly comes from 3 aspects: the actual baud rate of the receiver and the sender are inconsistent; the clocks of the receiver and the sender have errors; the waveform changes in the circuit. The receiver of the peripheral module has a certain tolerance for receiving. When the sum of the total deviations generated in the above 3 aspects is less than the tolerance limit of the module, the total deviation will not affect the receiving and sending. The tolerance limit of the module is affected by the use of fractional baud rate and M bit (data field word length) or not. The use of fractional baud rate and the use of 9-bit data field length will reduce the tolerance limit, but it shall not be less than 3%.


### 18.4 Synchronous mode

The synchronous mode enables the system to output clock signals when the USART module is used. When the synchronous mode is enabled to send data externally, the CK pin will output clock externally at the same time.

To enable synchronous mode, set CLKEN bit in the control register2 (R16\_USARTx\_CTLR2), but you need to switch off the LIN mode, smart card mode, infrared mode and half-duplex mode at the same time, i.e., to ensure that the SCEN, HDSEL and IREN bits are in the reset status. These 3 bits are in the control register3 (R16\_USARTx\_CTLR3).

The main point of the synchronous mode is the output control of the clock. Attention shall be paid to the following:

- 1) The synchronous mode of the USART module only works in the master mode, i.e., the CK pin only outputs the clock and does not receive input;
- 2) The clock signal is outputted only when TX pin outputs data;
- 3) The LBCL bit determines whether the clock is outputted when the last data bit is sent. The CPOL bit determines the polarity of the clock, and the CPHA determines the phase position of the clock. These 3 bits are in the control register2 (R16\_USARTx\_CTLR2). These 3 bits need to be set when TE and RE are not enabled. The specific difference is shown in Figure 18-2.
- 4) In the synchronous mode, the receiver will only sample when outputting the clock, and the slave needs to maintain a certain signal setup time and hold time, specifically as shown in Figure 18-3.



#### Figure 18-2 Example of USART clock timing (M=0)

t<sub>SETUP</sub> = t<sub>HOLD</sub> 1/16 bit time

## 18.5 Single-wire half-duplex mode

The half-duplex mode supports the use of a single pin (only TX pin) to receive and transmit, and the TX pin and RX pin are connected inside the chip.

t<sub>setur</sub>

t<sub>HOLD</sub>

To enable half-duplex mode, set HDSEL bit in the control register3 (R16\_USARTx\_CTLR3), but you need to disable LIN mode, smart card mode, infrared mode and synchronous mode at the same time, i.e., to ensure that the SCEN, CLKEN and IREN bits are in the reset status. These 3 bits are in the control register2 and the control register3 (R16\_USARTx\_CTLR2).

After set to half-duplex mode, it is needed to set the TX IO port to floating input or open drain output high mode. When TE bit is set, the data will be sent out as long as the data is written to the data register. Special attention shall be paid to the fact that bus conflicts may occur when multiple devices use a single bus to transmit and receive in half-duplex mode. This requires users to avoid it by software.

252

### **18.6 Smartcard**

The smartcard mode supports ISO7816-3 protocol to access the smart card controller.

To enable smartcard mode, set the SCEN bit in the control register3 (R16\_USARTx\_CTLR3), but it is needed to disable LIN mode, half-duplex mode and infrared mode at the same time, i.e., to ensure that the LINEN, HDSEL and IREN bits are in the reset status, but CLKEN can be switched on to output the clock. These 3 bits are in the control register2 and the control register3 (R16\_USARTx\_CTLR2 and R16\_USARTx\_CTLR3).

In order to support smartcard mode, USART shall be set to 8 data bits plus 1 check bit. It is recommended that the stop bit be configured to 1.5 bits for both sending and receiving. The smart card mode is a single-wire half-duplex protocol, which uses TX line as the data communication and shall be configured as open drain output plus pull-up. When the receiver receives a frame of data and detects a parity check error, it will send a NACK signal at the stop bit, i.e., actively reducing a cycle of TX during the stop bit. After the sender detects the NACK signal, a frame error will be generated, and the application can resend accordingly. Figure 17-4 shows the waveforms on the TX pin under correct conditions and in the event of parity check errors. The TC flag (transmission completion flag) of the USART can delay the generation of GT (protection time) clocks, and the receiver will not recognize the NACK signal set by itself as the start bit.




Figure 18-4 (No) parity check error

In smartcard mode, the output waveform after the CK pin is enabled has nothing to do with the communication. It only provides the clock for the smart card. Its value is the APB clock and then the 5-bit settable clock frequency division (the frequency division value is double of PSC, and the highest is frequency division 62).

## 18.7 IrDA

USART module supports control IrDA infrared transceiver for physical layer communication. To use IrDA, the LINEN, STOP, CLKEN, SCEN and HDSEL bits must be cleared. NRZ (non-return-to-zero) coding is used between the USART module and the SIR physical layer (infrared transceiver), and the maximum support rate is 115200bps.

IrDA is a half-duplex protocol. If UASRT sends data to the SIR physical layer, the IrDA decoder ignores the newly sent infrared signal. If the USART receives data from SIR, then SIR does not accept USART signal. The level logic sent by USART to SIR and SIR to USART is different. In SIR receive logic, '1' represents

high level and '0' represents low level. However, in the SIR transmit logic, '0' represents high level and '1' represents low level.

## 18.8 DMA

The USART module supports DMA, and can use DMA to implement fast continuous reception and transmission. When DMA is enabled and the TXE bit is set, DMA writes data to the transmit buffer from the set memory space. When DMA is used for reception, DMA transfers the data in the receive buffer to a specific memory space each time the RXNE bit is set.

#### **18.9 Interrupt**

The USART module supports multiple interrupt sources, including transmit data register empty (TXE), CTS, transmission complete (TC), received data ready (TXNE), data overrun error (ORE), idle line (IDLE), parity check error (PE), break flag (LBD), noise (NE), multi-buffer communication overrun (ORT) and framing error (FE).

Table 18-1 interrupts and the corresponding enable bits				
Interrupt source	Enable bit			
Transmit data register empty (TXE)	TXEIE			
Transmission allowed (CTS)	CTSIE			
Transmission complete (TC)	TCIE			
Received data ready (TXNE)	TXNEIE			
Overrun error detected (ORE)	IANEIE			
Idle line (IDLE)	IDLEIE			
Parity error (PE)	PEIE			
Break flag (LBD)	LBDIE			
Noise (NE)				
Overrun error in multi-buffer				
communication (ORT)	EIE			
Framing error (FE) in multi-buffer				
communication				

Table 18-1 Interrupts and the corresponding enable bits

## 18.10 Register description

Name	Access address	Description	Reset value
R32_USART1_STATR	0x40013800	UASRT1 status register	0x000000C0
R32_USART1_DATAR	0x40013804	UASRT1 data register	0x000000XX
R32_USART1_BRR	0x40013808	UASRT1 baud rate register	0x00000000
R32_USART1_CTLR1	0x4001380C	UASRT1 control register1	0x00000000
R32_USART1_CTLR2	0x40013810	UASRT1 control register2	0x00000000
R32_USART1_CTLR3	0x40013814	UASRT1 control register3	0x00000000
R32_USART1_GPR	0x40013818	UASRT1guard time and prescaler register	0x00000000

Table 18-2 USART1 related registers

Name	Access address	Description	Reset value
R32_USART2_STATR	0x40004400	UASRT2 status register	0x000000C0
R32_USART2_DATAR	0x40004404	UASRT2 data register	0x000000XX
R32_USART2_BRR	0x40004408	UASRT2 baud rate register	0x00000000
R32_USART2_CTLR1	0x4000440C	UASRT2 control register1	0x00000000
R32_USART2_CTLR2	0x40004410	UASRT2 control register2	0x00000000
R32_USART2_CTLR3	0x40004414	UASRT2 control register3	0x00000000
R32_USART2_GPR	0x40004418	UASRT2guard time and prescaler register	0x00000000

Table 18-3 USART2 related registers

#### Table 18-4 USART3 related registers

Name	Access address	Description	Reset value
R32_USART3_STATR	0x40004800	UASRT3 status register	0x000000C0
R32_USART3_DATAR	0x40004804	UASRT3 data register	0x000000XX
R32_USART3_BRR	0x40004808	UASRT3 baud rate register	0x00000000
R32_USART3_CTLR1	0x4000480C	UASRT3 control register1	0x00000000
R32_USART3_CTLR2	0x40004810	UASRT3 control register2	0x00000000
R32_USART3_CTLR3	0x40004814	UASRT3 control register3	0x00000000
	0x40004818	UASRT3guard time and prescaler	0x00000000
R32_USART3_GPR	0x40004818	register	0x0000000

#### Table 18-5 UART4 related registers

Name	Access address	Description	Reset value
R32_UART4_STATR	0x40004C00	UART4 status register	0x000000C0
R32_UART4_DATAR	0x40004C04	UART4 data register	0x000000XX
R32_UART4_BRR	0x40004C08	UART4 baud rate register	0x00000000
R32_UART4_CTLR1	0x40004C0C	UART4 control register1	0x00000000
R32_UART4_CTLR2	0x40004C10	UART4 control register2	0x00000000
R32_UART4_CTLR3	0x40004C14	UART4 control register3	0x00000000
	0x40004C18	UART4guard time and prescaler	0x00000000
R32_UART4_GPR	0340004C18	register	0x0000000

## Table 18-6 UART5 related registers

Name	Access address	Description	Reset value
R32_UART5_STATR	0x40005000	UART5 status register	0x000000C0
R32_UART5_DATAR	0x40005004	UART5 data register	0x000000XX
R32_UART5_BRR	0x40005008	UART5 baud rate register	0x00000000
R32_UART5_CTLR1	0x4000500C	UART5 control register1	0x00000000
R32_UART5_CTLR2	0x40005010	UART5 control register2	0x00000000
R32_UART5_CTLR3	0x40005014	UART5 control register3	0x00000000
D22 LIADTS CDD	0x40005018	UART5guard time and prescaler	0x00000000
R32_UART5_GPR	0x40003018	register	0x0000000

Table 18-7 UART6 related registers

Name	Access address	Description	Reset value
------	----------------	-------------	-------------

R32_UART6_STATR	0x40001800	UART6 status register	0x000000C0
R32_UART6_DATAR	0x40001804	UART6 data register	0x000000XX
R32_UART6_BRR	0x40001808	UART6 baud rate register	0x00000000
R32_UART6_CTLR1	0x4000180C	UART6 control register1	0x00000000
R32_UART6_CTLR2	0x40001810	UART6 control register2	0x00000000
R32_UART6_CTLR3	0x40001814	UART6 control register3	0x00000000
R32 UART6 GPR	0x40001818	UART6guard time and prescaler	0x00000000
K32_UAK10_OPK	0x40001818	register	0x0000000

## Table 18-8 UART7 related registers

Name	Access address	Description	Reset value
R32_UART7_STATR	0x40001C00	UART7 status register	0x000000C0
R32_UART7_DATAR	0x40001C04	UART7 data register	0x000000XX
R32_UART7_BRR	0x40001C08	UART7 baud rate register	0x00000000
R32_UART7_CTLR1	0x40001C0C	UART7 control register1	0x00000000
R32_UART7_CTLR2	0x40001C10	UART7 control register2	0x00000000
R32_UART7_CTLR3	0x40001C14	UART7 control register3	0x00000000
R32 UART7 GPR	0x40001C18	UART7guard time and prescaler	0x00000000
	07-0001018	register	0x0000000

## Table 18-9 UART8 related registers

Name	Access address	Description	Reset value
R32_UART8_STATR	0x40002000	UART8 status register	0x000000C0
R32_UART8_DATAR	0x40002004	UART8 data register	0x000000XX
R32_UART8_BRR	0x40002008	UART8 baud rate register	0x00000000
R32_UART8_CTLR1	0x4000200C	UART8 control register1	0x00000000
R32_UART8_CTLR2	0x40002010	UART8 control register2	0x00000000
R32_UART8_CTLR3	0x40002014	UART8 control register3	0x00000000
	040002019	UART8guard time and prescaler	000000000
R32_UART8_GPR	0x40002018	register	0x00000000

## 18.10.1 USART status register (R32\_USARTx\_STATR) (x=1/2/3/4/5/6/7/8)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		Res	erved			CTS	LBD	TXE	TC	RXN E	IDLE	ORE	NE	FE	PE

	Bit	Name	Access	Description	Reser value
	[31:10]	Reserved	RO	Reserved.	0
				CTS status change flag. If the CTSE bit is set,	
	9	CTS	RWO	this bit will be set high by hardware when the	0
	y 61	015		nCTS output status changes. It is cleared by the	0
				software. If the CTSIE bit has been set, an	

			interrupt is generated.	
			1: A change on the nCTS status line;	
			_	
			0: No change on the nCTS status line.	
			LIN break detection flag. When LIN	
			disconnection is detected, this bit will be set by	
			hardware. It is cleared by the software. If the	
8	LBD	RW0	LBDIE bit has been set, an interrupt will be	0
			generated.	
			1: LIN disconnection detected;	
			0: No LIN disconnection detected.	
			Transmission data register empty flag. When data	
			in TDR register is transferred to shift register by	
			hardware, this bit will be set by hardware. If	
-		D C	TXEIE bit has been set, an interrupt will be	
7	TXE	RO	generated, the data register will be written and	1
			this bit will be reset.	
			1: Data is transferred to the shift register;	
			0: Data is not transferred to the shift register.	
			Transmission complete flag. When a frame	
			containing data is sent and TXE bit is set, the	
			hardware will set this bit. If TCIE is set, a	
C	TC	DWO	corresponding interrupt will be generated. The	1
6	IC.	RW0	software will read this bit and then write the data	1
			register to clear this bit. You can also directly	
			write 0 to clear this bit.	
			1: Transmission completed;	
			0: Transmission not completed.	
			Read data register not empty flag. When the data	
			in the shift register is transferred to the data	
			register, this bit will be set by the hardware. If the	
			RXNEIE bit has been set, the corresponding	
5	RXNE	RW0	interrupt will be generated. This bit can be	0
			cleared by the write operation of the data register.	
			This bit can be also cleared by directly writing 0.	
			1: The data is received and can be read;	
			0: The data is not received.	
			Idle line flag. When an idle line is detected, the	
			bit will be set by hardware. If IDLEIE bit has	
			been set, the corresponding interrupt will be	
			generated. This bit can be cleared by reading the	
4	IDLE	RO	status register and then reading the data register.	0
			1: The bus is idle now;	v
			0: Idle bus is not detected.	
			<i>Note: This bit will not be set again until RXNE is</i>	
			_	
2	ODE	- DO	set.	0
3	ORE	RO	Overrun error flag. When the receiving shift	0

			register has data that needs to be transferred to the data register, but this bit will be set when there is still data that has not been read in the receiving field of the data register. If the RXNEIE bit is set, the corresponding interrupt will be generated. 1: The overrun error has occurred; 0: No overrun error has occurred. <i>Note: When an overrun error occurs, the value of</i> <i>the data register will not be lost, but the value of</i> <i>the shift register will be overwritten. If the EIE</i> <i>bit is set, the ORE flag bit will generate an</i> <i>interrupt in the multi-buffer communication</i> <i>mode.</i>	
2	NE	RO	<ul> <li>Noise error flag. When the noise error flag is detected, it will be set by hardware. This bit can be reset by reading the status register and then reading the data register.</li> <li>1: The noise is detected;</li> <li>0: No noise is detected.</li> <li>Note: This bit will not generate the interrupt. If the EIE bit has been set, the FE flag bit will generate an interrupt in the multi-buffer communication mode.</li> </ul>	0
1	FE	RO	<ul> <li>Frame error flag. When a synchronization error, excessive noise or disconnection is detected, this bit will be set by hardware. This bit can be reset by reading the bit and then reading the data register.</li> <li>1: A frame error is detected;</li> <li>0: No frame error is detected.</li> <li><i>Note: This bit will not generate interrupt. If the EIE bit has been set, the FE flag bit will generate an interrupt in the multi-buffer communication mode.</i></li> </ul>	0
0	PE	RO	Parity error flag. In the receiving mode, if a parity error occurs, this bit can be set by hardware. This bit can be reset by reading the bit and then reading the data register. Before this bit is cleared, the software must wait for the RXNE flag bit to be set. If PEIE bit has been set before, then the corresponding interrupt will be generated when this bit is set. 1: Parity check error occurs; 0: No parity check error occurs.	0

	Offset	addres	s: 0x04	U			_				,				
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Reserved														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved									-	DR[8:0	)]			

Bit	Name	Access	Description	Reset value
[31:9]	Reserved	RO	Reserved.	0
[8:0]	DR	RW	Data register. This register is actually composed of 2 registers: receive data register (RDR) and transmit data register (TDR). The start of the read and write operations of DR is to read the receive	Х
			data register (RDR) and write to the transmit data register (TDR).	

## 18.10.3 USART baud rate register (USARTx\_BRR) (x=1/2/3/4/5/6/7/8)

(	Offset	address	s: 0x08												
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Reserved														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	DIV_M[11:0]												DIV	F[3:0]	-

Bit	Name	Access	Description	Reset value
[31:16]	Reserved	RO	Reserved.	0
[15:4]	DIV_M	RW	These 12 bits define the mantissa of the USART divider.	0
[3:0]	DIV_F	RW	These 4 bits define the fraction of the USART divider.	0

## 18.10.4 USART control register1 (USARTx\_CTLR1) (x=1/2/3/4/5/6/7/8)

Offset address: 0x0C

 31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Rese	rved	UE	М	WAK E	PCE	PS	PEIE	TXEI E	TCIE	RXNE IE	IDLEI E	TE	RE	RWU	SBK

Bit	Name	Access	Description	Reset value
[31:14]	Reserved	R0	Reserved.	0
13	UE	RW	USART enable bit. When this bit is set, the frequency divider and output of USART both stop working after the current byte transmission	0

259

			is completed.	
			Word length bit.	
12	М	RW	1: 9 data bits;	0
			0: 8 data bits.	
			Wake-up bit. This bit decides the method to wake	
		DW	up USART:	0
11	WAKE	RW	1: Address flag;	0
			0: Idle line.	
			Parity control enable. For the receiver, the parity	
			of the data is performed; for the transmitter, the	
10	PCE	RW	check bit is inserted. Once this bit is set, the	0
			parity control enable takes effect only after the	
			current byte transmission is completed.	
			Parity selection. 0 means even parity, and 1	
0	Da	DU	means odd parity. After this bit is set, the parity	0
9	PS	RW	control enable takes effect only after the current	0
			byte transmission is completed.	
			Parity check interrupt enable bit. When this bit is	
8	PEIE	RW	set, the parity check error interrupt is allowed to	0
			be generated.	
			Transmit buffer empty interrupt enable. When	
7	TXEIE	RW	this bit is set, the transmit buffer empty interrupt	0
			is allowed to be generated.	
			Transmission completion interrupt enable. When	
6	TCIE	RW	this bit is set, the transmission complete interrupt	0
			is allowed to be generated.	
			Receive buffer non-empty interrupt enable. When	
5	RXNEIE	RW	this bit is set, the receive buffer not empty	0
			interrupt is allowed to be generated.	
4	IDLEIE	RW	Idle line interrupt enable. When this bit is set, the	0
4	IDLEIE	K W	idle line interrupt is allowed to be generated.	0
2	TE	RW	Transmitter enable. When this bit is set, the	0
3	TE	ĸw	transmitter is enabled.	0
			Receiver enable. When this bit is set, the receiver	
2	RE	RW	is enabled, and the receiver starts detecting the	0
			start bit on the RX pin.	
			Receiver wake-up. This bit decides whether the	
			USART is in mute mode:	
			1: The receiver is in mute mode;	
			0: The receiver is in active mode.	
1	RWU	RW	Note 1: Before the RWU bit is set, USART needs	0
1			to receive a data byte firstly. Otherwise, it cannot	U
			be woken up by the idle bus in mute mode;	
			Note 2: When configured to wake up from	
			address flag, the RWU bit cannot be modified by	
			software when RXNE is set.	

			Send break character control bit. This bit is set to	
			transmit a frame break character. For the stop bit	
0	SBK	RW	of break frame, the bit is set by hardware.	0
			1: Break character transmitted;	
			0: No break character transmitted.	

## 18.10.5 USART control register2 (USARTx\_CTLR2) (x=1/2/3/4/5/6/7/8)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reser ved	LINE N	ST	ГОР	CLK EN	CPO L	CPH A	LBC L	Reser ved	LBDI E	LBD L	Reser ved	-	ADD	0[3:0]	-

Bit	Name	Access	Description	Reset value
[31:15]	Reserved	R0	Reserved.	0
14	LINEN	RW	LIN mode enable bit; when this bit is set, the LIN mode is enabled. In LIN mode, you can use the SBK bit to send the LIN synchronization disconnection symbol and detect the LIN synchronization disconnection symbol.	
[13:12]	STOP	RW	<ul> <li>Stop bit setting. These bits are used to set the stop bits.</li> <li>00: 1 stop bit;</li> <li>01: 0.5 stop bit;</li> <li>10: 2 stop bits;</li> <li>11: 1.5 stop bit.</li> </ul>	0
11	CLKEN	RW	Clock enable. This bit is used to enable CK pin. 1: Enable; 0: Disable.	0
10	CPOL	RW	Clock polarity setting bit. In synchronous mode, this bit can be used to select the polarity of the clock output on the SLCK pin, and work with CPHA to generate the required clock/data sampling relationship. 1: High level is maintained on the CK pin when the bus is idle; 0: Low level is maintained on the CK pin when the bus is idle. <i>Note: This bit cannot be modified after enabling</i> <i>transmission.</i>	0
9	СРНА	RW	Clock phase position setting bit. In the synchronization mode, you can use this bit to select the phase position of the clock output on the SLCK pin, and work with CPOL bit to	0

			<ul> <li>generate the required clock/data sampling relationship.</li> <li>1: Data capture is performed on the second edge of the clock;</li> <li>0: Data capture is performed on the first edge of the clock.</li> </ul>	
			<i>Note: This bit cannot be modified after enabling transmission.</i>	
8	LBCL	RW	Last bit clock pulse control bit. In synchronous mode, it is used to control whether to output the clock pulse corresponding to the last data byte sent on the CK pin; 1: The clock pulse of the last bit of data is not output from CK; 0: The clock pulse of the last bit of data is output from CK. <i>Note: This bit cannot be modified after enabling</i> <i>transmission</i> .	0
7	Reserved	RW	Reserved.	0
6	LBDIE	RW	LIN break character detection interrupt enable. This bit can enable the interrupt caused by LBD;	0
5	LBDL	RW	<ul><li>LIN break character detection length, used to select 11-bit or 10-bit break character detection.</li><li>1: 11-bit break detection;</li><li>0: 10-bit break detection.</li></ul>	0
4	Reserved	RW	Reserved.	0
[3:0]	ADD	RW	Address of the USART node, used to set the USART node address of the device. When the data is used during mute mode in multi-processor communication, the address flag is used to wake up a certain USART device.	0

## 18.10.6 USART control register3 (USARTx\_CTLR3) (x=1/2/3/4/5/6/7/8)

3	1 30	) 2	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-	-		-		-		Rese	rved							
1:	5 1	4	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved					CTSI E	CTSE	RTSE	DMA T	DMA R	SCE N	NAC K	HDS EL	IRLP	IREN	EIE

Bit	Name	Access	Description	Reset value
[31:11]	Reserved	R0	Reserved.	0
10	CTSIE	КW	CTSIE interrupt enable bit. When this bit is set, an interrupt is generated when CTS is set.	0
9	CTSE	RW	CTS enable bit. When this bit is set, the CTS	0

			flow control is enabled.	
8	RTSE	RW	RTS enable bit. When this bit is set, the RTS flow control is enabled.	0
7	DMAT	RW	DMA transmission enable bit. When this bit is set, DMA mode is enabled for transmission.	0
6	DMAR	RW	DMA reception enable bit. When this bit is set, DMA mode is enabled for reception.	0
5	SCEN	RW	Smartcard mode enable bit. When this bit is set, smartcard mode is enabled.	0
4	NACK	RW	Smart card NACK enable bit. When this bit is set, NACK is transmitted when the check error occurs.	0
3	HDSEL	RW	Half-duplex mode selection bit. When this bit is set, half-duplex mode is selected.	0
2	IRLP	RW	Infrared low power selection bit. When this bit is set, low power mode is selected.	0
1	IREN	RW	Infrared enable bit. When this bit is set, infrared mode is enabled.	0
0	EIE	RW	Error enable interrupt bit. When this bit is set, and when DMAR is set, an interrupt is generated if the FE or ORE or NE bit is set.	0

## **18.10.7 USART guard time and prescaler register (USARTx\_GPR) (x=1/2/3/4/5/6/7/8)** Offset address: 0x18

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Res	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GT[7:0]											PSC	[7:0]			

Bit	Name	Access	Description	Reset value
[31:16]	Reserved	R0	Reserved.	0
			Guard time domain. These bits specify the guard	
[15:8]	GT	RW	time in unit of baud rate clock. In smartcard	0
[15.0]	01	IX W	mode, the transmission complete flag is set after	0
			the guard time has passed.	
			Prescaler domain.	
			In infrared low power mode, the source clock is	
			divided by this value (all 8 bits are valid), and a	
			value of 0 means reservation;	
[7:0]	PSC	RW	In infrared normal mode, these bits can only be	0
			set to 1;	
			In smartcard mode, the value (the lower 5 bits are	
			valid) is multiplied by 2 to give the division	
			factor of the source clock frequency, to provide	

	the clock to the smart card. A value of 0 means	
	reservation.	

#### This chapter applies to the whole family of CH32F2x, CH32V2x and CH32V3x.


The inter-integrated circuit (I2C) is widely used in the communication between microcontroller and sensor and other off-chip modules. It supports multi-master mode and multi-slave mode. The communication can be carried out at 2 speeds: 100 KHz (standard) and 400 KHz (fast) only through 2 wires (SDA and SCL). The I2C bus is also compatible with the SMBus protocol. It not only supports I2C timing, but also supports arbitration, timing and DMA, and has CRC check capability.


### **19.1 Main features**

- Master mode and slave mode
- 7-bit or 10-bit address
- Slave device supports dual 7-bit address.
- Two speed modes: 100KHz and 400KHz
- Multiple status modes, multiple error flags
- Optional clock stretching
- 2 interrupt vectors
- DMA capability
- Support PEC
- Compatible with SMBus

## **19.2 Overview**

I2C is a half-duplex bus, and it can only run in one of the following 4 modes at the same time: master transmitter, master receiver, slave transmitter and slave receiver. The I2C module works in the slave mode by default. After the start condition is generated, it automatically switches to master mode. When the arbitration is lost or the stop signal is generated, it switches to the slave mode. I2C module supports multi-host function. When working in master mode, the I2C module actively sends out data and addresses. Both data and address are transferred as 8-bit bytes, and MSB first. One-byte (in 7-bit address mode) or two-byte (in 10-bit address mode) address is located after the initial event. Every time the master device sends 8-bit data or address, the slave device needs to reply an ACK, i.e., pulling the SDA bus to be low, as shown in Figure 19-1.





For normal use, the correct clock must be input to I2C. In the standard mode, the minimum input clock is 2MHz, while the minimum input clock is 4MHz in the fast mode.

Figure 19-2 shows the block diagram of I2C.




Figure 19-2 I2C block diagram

## **19.3 Master mode**

In master mode, the I2C module leads the data transmission and outputs the clock signal. The data transfer starts with a Start event and ends with a Stop event. The following is the required operations in master mode:

Set the correct clock in the control register2 (R16\_I2Cx\_CTLR2) and the clock control register (R16\_I2Cx\_CKCFGR).

Set a proper rising edge in the rising edge register (R16\_I2Cx\_RTR).

Set the PE bit in the control register (R16\_I2Cx\_CTLR1) to start the peripheral.

Set the START bit in the control register (R16\_I2Cx\_CTLR1) to generate a start event. After the START bit is set, the I2C module automatically switches to master mode, the MSL bit is set, and a Start event is generated. After the start event is generated, the SB bit is set. If the ITEVTEN bit (in R16\_I2Cx\_CTLR2) is set, an interrupt is generated. In this case, it is needed to read the status register1 (R16\_I2Cx\_STAR1). After the slave address is written to the data register, the SB bit is automatically cleared.

If the 10-bit address mode is enabled, then write the data register to send the header sequence (the header

sequence is 11110xx0b, of which the xx bits are the highest 2 bits of the 10-bit address).

After the header sequence is transmitted, the ADD10 bit in the status register is set. If the ITEVTEN bit is already set, an interrupt will be generated. At this time, read the R16\_I2Cx\_STAR1 register and write the second address byte to the data register. Then, clear the ADD10 bit.

Then, write the data register to send the second address byte. After sending the second address byte, the ADDR bit in the status register is set. If the ITEVTEN bit has been set, an interrupt will be generated. Read the R16\_I2Cx\_STAR2 register at this time and then read R16\_I2Cx\_STAR1 register again to clear the ADDR bit;

If the 7-bit address mode is enabled, the write data register transmit the address byte. After the address byte is sent, the ADDR bit in the status register is set. If the ITEVTEN bit has been set, an interrupt will be generated. Read the R16\_I2Cx\_STAR1 register and then read the R16\_I2Cx\_STAR2 register again to clear the ADDR bit. In the 7-bit address mode, the first byte sent is the address byte, the first 7 bits represent the address of the target slave device, the 8th bit determines the direction of the subsequent message, and '0' means the master device writes data to the slave device, '1' means that the master device reads information from the slave device. In the 10-bit address mode, as shown in Figure 19-3, the first byte is 11110xx0, xx are the highest 2 bits of the 10-bit address, and the second byte is the lower 8 bits of the 10-bit address in the address transmission phase. If you subsequently enter the master transmitter mode, send data continuously. If the device enters the master receiver mode subsequently, a start event needs to be re-sent, and a byte of 11110xx1 will be sent together. Then, enter the master receiver mode.

														发ì	关器	Ì												
			5	1	1 :	1 1	. 0	x	Х	0	A		Add	ress	7-(	D	1	4	数据	A	Τ	数	据	Α	Р			
				(	地	上 址高	, 哥 2	位	Э	↓ (写	)		(地址	↓ 止低	8位	)												
							•	,							- ,													
														接	<b></b> 欠器	ł												
s	1 1 1	1	0 )	<b>(</b>		0	A	Τ	Ad	Idre	s 7-	0	Α	s	1	1 :	11	0	хх	1	A	数据	A	 	*	数据	Ā	Р
	I	Ţ											L							<b></b>	I	L		<b>_</b>				
	(地址					•					<b>氏8</b> 位									(写)								

Figure 19-3 Master receive/transmits data in 10-bit address mode

For transmitter, the shift register inside the master device transmits data from the data register to the SDA line. When the master device receives an ACK, the TxE bit in the status register1 (R16\_I2Cx\_STAR1) is set. If both the ITEVTEN bit and the ITBUFEN bit are set, an interrupt is also generated. Write data to the data register, and the TxE bit can be cleared. If the TxE bit is set and no new data is written into the data register before the last data is sent, then the BTF bit is set. Before it is cleared, SCL remains Low. After reading R16\_I2Cx\_STAR1, write data into the data register to clear the BTF bit. For receiver, the I2C module receives data from the SDA line. Write it into the data register through the shift register. After each byte, if the ACK bit is set, the I2C module sends an acknowledgment low level, and the RxNE bit is set at the same time. If both the ITEVTEN bit and the ITBUFEN bit are set, an interrupt is also generated. If RxNE is set and the original data is not read before the new data is received, the BTF bit is set. Before the BTF is cleared, SCL remains Low. After R16\_I2Cx\_STAR1 is read, read the data register to clear the BTF bit.

When the master device finishes transmission, it actively sends a Stop event, i.e., setting the STOP bit. For

receiver, the master device needs NAK in the response position of the last data bit. Note that the I2C module switches to slave mode after NAK is generated.

## 19.4 Slave mode

In the slave mode, the I2C module can identify its own address and the general call address. The software can control to enable or disable the identification of the broadcast calling address. Once the start event is detected, the I2C module will compare the SDA data with its own address (the number of bits depends on ENDUAL and ADDMODE) or the broadcast address (when ENGC is set) through the shift register. If there is no match, it will be ignored until a new start event is generated. If it matches the header sequence, it will generate an ACK signal and wait for the address of the second byte; if the address of the second byte also matches or the whole-section address matches in the case of a 7-bit address, then: firstly generate an ACK response; the ADDR bit will be set; if the ITEVTEN bit is already set, then the corresponding interrupt will be generated; if the dual-address mode (the ENDUAL bit is set) is used, you also need to read the DUALF bit to determine which address is woken up by the master device.

The slave mode is the receiving mode by default. When the last bit of the received header sequence is 1, or the last bit of the 7-bit address is 1 (depending on whether the header sequence is received for the first time or a normal 7-bit address), the I2C module will enter the transmitter mode, and the TRA bit will indicate whether it is currently in receiver or transmitter mode.

For transmitter, after the ADDR bit is cleared, the I2C module will send the byte from the data register to the SDA line through the shift register. After an ACK is received, the TxE bit is set, and if ITEVTEN and ITBUFEN are set, an interrupt can also be generated. If TxE bit is set but no new data is written into the data register before the next data transmission is completed, the BTF bit is set. Before BTF is cleared, SCL will remain to be at low level. After the status register 1 (R16\_I2Cx\_STAR1) is read, writing data to the data register will clear the BTF bit.

For receiver, after the ADDR is cleared, the I2C module will store the data on the SDA into the data register through the shift register. After each byte is received, the I2C module will set an ACK bit and set the RxNE bit. If ITEVTEN and ITBUFEN are set, an interrupt will also be generated. If RxNE bit is set, and the old data is not read before the new data is received, then BTF will be set. SCL will remain to be at low level before the BTF bit is cleared. Reading status register 1 (R16\_I2Cx\_STAR1) and reading the data in the data register will clear the BTF bit.

When I2C detects a stop event, the STOPF bit is set. If the ITEVFEN bit is set, an interrupt can also be generated. The user needs to read the status register (R16\_I2Cx\_STAR1) and then write the control register (such as reset control word SWRST) to clear it.

### 19.5 Error

#### **19.5.1 Bus error (BERR)**

During address or data transmission, when the I2C module detects an external start or stop event, a bus error will be generated. When a bus error occurs, the BERR bit will be set, and an interrupt will be generated if ITERREN is set. The data is discarded and the hardware releases the bus in the slave mode. For a start signal, the hardware will consider it as a restart signal and begin to wait for an address or stop signal; for a stop signal, it will be operated according to normal stop conditions in advance. In the master mode, the hardware will not release the bus and will not affect the current transmission. The user code decides whether to abort

the transmission.

#### **19.5.2** Acknowledge failure (AF)

When the I2C module does not respond after detecting a byte, it will generate an acknowledge failure. When an acknowledge failure occurs, AF is set, and an interrupt is generated if ITERREN is set. If an AF error is encountered and the I2C module is working in the slave mode, the hardware must release the bus. If it is in master mode, the software must generate a stop event.

#### 19.5.3 Arbitration lost (ARLO)

When the I2C module detects that the arbitration is lost, an arbitration loss error will be generated. When an arbitration loss error occurs, the ARLO bit will be set. If ITERREN is set, an interrupt will be generated; the I2C module will switch to the slave mode and no longer respond to the transmission initiated by its slave address, unless the host initiates a new start event; the hardware will release the bus.

#### 19.5.4 Overrun/ Underrun error (OVR)

#### • Overrun error:

In the slave mode, if clock extension is disabled, the I2C module is receiving data. If 1-byte data has been received, but the data received at the previous time has not been read, an overrun error will occur. When an overrun error occurs, the last received byte will be discarded, and the sender shall retransmit the last byte transmitted.

Underrun error:

In the slave mode, if the clock extension is disabled, the I2C module is sending data. If new data has not been written to the data register before the next byte of the clock arrives, an underrun error will occur. When an underrun error occurs, the data in the previous data register will be sent twice. If an underrun error occurs, the receiver shall discard the data received repeatedly. In order not to generate an underrun error, the I2C module shall write data into the data register before the first rising edge of the next byte.

### **19.6 Clock extension**

If clock extension is disabled, there is a possibility of overrun/underrun errors. But if clock extension is enabled:

- In transmitter mode, if TxE is set and BTF is set, SCL will always be low, until the user reads the status register and writes the data to be sent to the data register;
- In receiver mode, if RxNE is set and BTF is set, SCL will remain low after receiving data until the user reads the status register and reads the data register;

It can be seen that enabling clock extension can avoid overrun/underrun errors.

## **19.7 SMBus**

SMBus is also a two-wire interface, which is generally used between the system and power management. SMBus and I2C have many similarities. For example, SMBus uses the same 7-bit address mode as I2C.

Similarities between SMBus and I2C:

1) Master-slave communication mode; the host provides the clock and supports multiple masters and multiple slaves;

2) Two-wire communication structure, of which a warning line can be selected for SMBus;

3) Support 7-bit address format.

Differences between SMBus and I2C:

- 1) I2C supports the maximum speed of 400 KHz, while SMBus supports the maximum speed of 100 KHz, and SMBus has the minimum speed limit of 10 KHz;
- 2) When the SMBus clock is lower than 35mS, it will report a timeout, but I2C has no such limitation;
- 3) SMBus has a fixed logic level, but I2C does not, depending on VDD;
- 4) SMBus has a bus protocol, but I2C does not.

SMBus also includes device identification, address resolution protocol, unique device identifier, SMBus reminder, and various bus protocols. For details, please refer to SMBus specification version 2.0. When SMBus is used, only the SMBus bit of the control register needs to be set, and the SMBTYPE and ENAARP bits need to be configured as needed.

## **19.8 Interrupt**

Each I2C module has 2 interrupt vectors: event interrupt and error interrupt. 2 types of interrupts support the interrupt sources as shown in Figure 19-4.




Figure 19-4 I2C interrupt request

### **19.9 DMA**

DMA can be used to receive/transmit bulk data. When DMA is used, the ITBUFEN bit of the control register cannot be set.

• DMA is used for transmission

The DMA mode can be activated by setting the DMAEN bit in the CTLR2 register. As long as the TxE bit is set, the data can be loaded into the I2C data register from the set memory by DMA. The following settings are required to allocate channels for I2C.

1) Set the I2Cx\_DATAR register address to the DMA\_PADDRx register, and set the memory address in the

DMA\_MADDRx register, so that the data will be sent from the memory to the I2Cx\_DATAR register after each TxE event.

- 2) Set the required number of transferred bytes in the DMA\_CNTRx register. After each TxE event, this value will be reduced progressively.
- 3) The channel priority is configured using the PL[0:1] bits in the DMA\_CFGRx register.
- 4) Set the DIR bit in the DMA\_CFGRx register, and it can be configured to issue an interrupt request according to application requirements when the entire transmission is half or wholly completed.
- 5) Activate the channel by setting the EN bit in the DMA\_CFGRx register.

When the number of data transfers set in the DMA controller has been completed, the DMA controller will send an EOT/EOT\_1 signal indicating the end of the transmission to the I2C interface. When the interrupt is allowed, a DMA interrupt will be generated.

• DMA is used for reception

After the DMAEN bit in the CTLR2 register is set, DMA receiver mode can be started. When DMA is used for reception, DMA transfers the data in the data register to the preset memory area. The following steps are required to allocate channels for I2C.

- 1) Set the I2Cx\_DATAR register address to the DMA\_PADDRx register, and set the memory address in the DMA\_MADDRx register, so that the data will be written into the memory from the I2Cx\_DATAR register after each RxNE event.
- 2) Set the required number of transferred bytes in the DMA\_CNTRx register. After each RxNE event, this value will be reduced progressively.
- 3) The channel priority is configured by the PL[0:1] bits in the DMA\_CFGRx register.
- 4) Clear the DIR bit in the DMA\_CFGRx register, and it can be configured to issue an interrupt request according to application requirements when the data transmission is half or wholly completed.
- 5) Activate the channel by setting the EN bit in the DMA CFGRx register.

When the number of data transfers set in the DMA controller has been completed, the DMA controller will send an EOT/EOT\_1 signal indicating the end of the transmission to the I2C interface. When the interrupt is allowed, a DMA interrupt will be generated.

## 19.10 Packet error checking

Packet error checking (PEC) is a CRC8 check step added to provide the transmission reliability. Each bit of serial data can be calculated through the following polynomial:

```
C = X^8 + X^2 + X + 1
```

PEC calculation is activated by the ENPEC bit in the control register, and all information bytes are calculated, including address and read/write bits. During transmission, enabling PEC will add a byte of CRC8 calculation result after the last byte of data. While in receiver mode, the last byte is considered to be the CRC8 check result. If it does not match the internal calculation result, it will reply with a NAK. For the master receiver, it will reply with a NAK regardless of whether the check result is correct or not.

## 19.11 Debug mode

After the system enters the debug mode, the DBG\_I2Cx\_SMBUS\_TIMEOUT bit in the DEBUG module can be used to determine whether to continue operating or stop the time-out control of I2CSMBus.

Name	Access address	Description	Reset value
R16_I2C1_CTLR1	0x40005400	I2C1 control register1	0x0000
R16_I2C1_CTLR2	0x40005404	I2C1 control register2	0x0000
R16_I2C1_OADDR1	0x40005408	I2C1 address register1	0x0000
R16_I2C1_OADDR2	0x4000540C	I2C1 address register2	0x0000
R16_I2C1_DATAR	0x40005410	I2C1 data register	0x0000
R16_I2C1_STAR1	0x40005414	I2C1 status register1	0x0000
R16_I2C1_STAR2	0x40005418	I2C1 status register2	0x0000
R16_I2C1_CKCFGR	0x4000541C	I2C1 clock register	0x0000
R16_I2C1_RTR	0x40005400	I2C1 rise time register	0x0002

Table 19-2 I2C2 related registers

Name	Access address	Description	Reset value
R16_I2C2_CTLR1	0x40005800	I2C2 control register2	0x0000
R16_I2C2_CTLR2	0x40005804	I2C2 control register2	0x0000
R16_I2C2_OADDR1	0x40005808	I2C2 address register1	0x0000
R16_I2C2_OADDR2	0x4000580C	I2C2 address register2	0x0000
R16_I2C2_DATAR	0x40005810	I2C2 data register	0x0000
R16_I2C2_STAR1	0x40005814	I2C2 status register1	0x0000
R16_I2C2_STAR2	0x40005818	I2C2 control register2	0x0000
R16_I2C2_CKCFGR	0x4000581C	I2C2 clock register	0x0000
R16_I2C2_RTR	0x40005800	I2C2 rise time register	0x0002

## 19.12.1 I2C control register (I2Cx\_CTLR1) (x=1/2)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SWR ST	Reser ved	ALE RT	PEC	POS	ACK	STOP	STAR T	NOS TRET CH	ENG C	ENPE C	ENA RP	SMB TYPE	Reser ved	SMB US	PE

Bit	Name	Access	Description	Reset value
15	SWRST	RW	Software reset. Setting this bit by user code will reset the I2C peripheral. Before reset, make sure that the pins of the I2C bus are released and the bus is idle. <i>Note: This bit can reset the I2C module when no</i> <i>stop condition is detected on the bus but the busy</i> <i>bit is 1.</i>	0
14	Reserved	RO	Reserved.	0
13	ALERT	RW	SMBus alert bit. This bit can be set or cleared by the user code. When PE is set, this bit can be	0

			· · · · · ·	
			cleared by hardware.	
			1: Drive the SMBusALERT pin to make it low,	
			and the response address header shall closely	
			follow the ACK signal;	
			0: Release the SMBusALERT pin to make it	
			high, and the response address header shall	
			closely follow the NACK signal.	
			Data packet error checking enable bit. Set this bit	
			to enable data packet error detection. This bit can	
			be set or cleared by the user code. When the PEC	
			is transmitted, or a start or end signal is	
12	PEC	RW	generated, or the PE bit is cleared to 0, the bit can	0
			be cleared by hardware;	
			1: Provided with PEC;	
			0: Not provided with PEC.	
			Note: PEC will fail when the arbitration is lost.	
			ACK and PEC position setting bit. This bit can be	
			set or cleared by user code, and it can be cleared	
			by hardware after PE is cleared;	
			1: The ACK bit controls the ACK or NAK of the	
			next byte received in the shift register. The next	
			byte received in the PEC shift register is PEC;	
			0: The ACK bit controls the ACK or NAK of the	
			byte currently being received in the shift register.	
			The PEC bit indicates that the byte of the shift	
11	POS	RW	register before the current bit is PEC.	0
			Note: The usage of POS bit in 2-byte data	
			reception is as follows: It must be configured	
			before receiving. For the second byte of NACK,	
			the ACK bit must be cleared immediately after the ADDR bit is cleared; in order to detect the	
			PEC of the second byte, the PEC bit must be set	
			after the ADDR event occurs following the POS	
			bit.	
			Acknowledge enable bit. This bit can be set or	
10		D117	cleared by user code. When PE bit is set, this bit	^
10	ACK	RW	can be cleared by hardware;	0
			1: Acknowledge returned after a byte is received;	
			0: No acknowledge is returned.	
			Stop event generation bit. It can be set or cleared	
			by user code, or cleared by hardware when a stop	
			event is detected, or set by hardware when a	
9	STOP	RW	timeout error is detected.	0
			In master mode:	
			1: A stop event is generated after the current byte	
			transfer or the current start condition is issued;	

			0: No stop event occurs.	
			In slave mode:	
			1: Release the SCL and SDA lines after the	
			current byte transfer;	
			0: No stop event occurs.	
			Start event generation bit. This bit can be set or	
			cleared by the user code. When the start	
			condition is issued or PE is cleared, it can be	
			cleared by hardware.	
8	START	RW	In master mode:	0
0	SIAKI	K W	1: A start event is generated repeatedly;	0
			0: No start event is generated.	
			In slave mode:	
			1: When the bus is idle, a start event is generated;	
			0: No start event is generated.	
			Clock stretching disable bit. This bit is used to	
			disable clock stretching in slave mode when the	
			ADDB or BTF flag bit is set until it is cleared by	
7	NOSTRETCH	RW	software.	0
			1: Clock stretching disabled;	
			0: Clock stretching enabled.	
			General call enable bit. Set this bit to enable the	
6	ENGC	RW		0
			general call, and respond to general address 00h.	
5	ENPEC	RW	PEC enable bit. Set this bit to enable PEC	0
			calculation.	
			ARP enable bit. Set this bit to enable the ARP.	
4	ENARP	RW	If SMBTYPE=0, the default address of the	0
			SMBus device is used. If SMBTYPE=1, the main	
			address of the SMBus is used.	
			SMBus device type:	
3	SMBTYPE	RW	1: SMBus master device;	0
			0: SMBus slave device.	
2	Reserved	RO	Reserved.	0
			SMBus mode selection bit	
1	SMBUS	RW	1: SMBus mode;	0
			0: I2C mode.	
			I2C peripheral enable bit.	
0	PE	RW	1: I2C module enabled;	0
			0: I2C module disabled.	

## 19.12.2 I2C control register2 (I2Cx\_CTLR2) (x=1/2)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
F	Reserved		LAST	DMA EN	ITBU FEN		ITER REN	Rese	erved	-	-	FREG	Q[5:0]		-

Bit	Name	Access	Description	Reset value
[15:13]	Reserved	RO	Reserved.	0
			Last transfer setting bit of DMA. 1: Next DMA EOT is the last transfer; 0: Next DMA EOT is not the last transfer.	
12	LAST	RW	Note: This bit is used in master receiver mode and can generate a NAK when the data is received at the last time.	
11	DMAEN	RW	DMA request enable bit. Set this bit to enable DMA request when TxE or RxEN bit is set.	0
10	ITBUFEN	RW	Buffer interrupt enable bit. 1: When the TxE bit is set, or when the RxEN bit is set, an event interrupt is generated; 0: When the TxE bit is set, or when the RxEN bit is set, no interrupt is generated.	0
9	ITEVTEN	RW	Time interrupt enable bit. Set this bit to enable event interrupt. Under the following conditions, the interrupt can be generated: SB=1 (master mode); ADDR=1(master and slave modes); ADDR10=1 (master mode); STOPF=1 (slave mode); BTF=1, but no TxE or RxEN event occurs; If ITBUFEN=1, TxE event is 1; If ITBUFEN=1, RxNE event is 1.	
8	ITERREN	RW	Error interrupt enable bit. When the bit is set, the error interrupt is enabled. Under the following conditions, the interrupt can be generated: BERR=1; ARLO=1; AF=1; OVR=1; PECERR=1; TIMEOUT=1; SMBAlert=1.	0
[7:6]	Reserved	RO	Reserved.	0
[5:0]	FREQ	RW	12C module clock frequency domain. The correct clock frequency must be input to generate the correct timing, and the allowable range is between 2~36MHz. It must be set between 000010b and 100100b, and the unit is MHz	0

## 19.12.3 I2C address register1 (I2Cx\_OADDR1) (x=1/2)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ADD MOD E	MUS T1		Rese	erved	_	ADD	0[9:8]		-	А	.DD[7:	1]	-		ADD 0

Bit	Name	Access	Description	Reset value
15	ADDMODE		Addressing mode. 1: 10-bit slave address (7-bit address not acknowledged); 0: 7-bit slave address (10-bit address not acknowledged)	0
14	MUST1	RW1	It must always be written 1 by software.	0
[13:10]	Reserved	RO	Reserved.	0
[9:8]	ADD9_8	RW	Interface address. The 9th bit and the 8th bit when a 10-bit address is used, while ignored when a 7-bit address is used.	
[7:1]	ADD7_1	RW	Interface address, bit 7-1.	0
0	ADD0	RW	Interface address. Bit0 when a 10-bit address is used. It is ignored when a 7-bit address is used.	0

## 19.12.4 I2C address register2 (I2Cx\_OADDR2) (x=1/2)

Offset address: 0x0C

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			Rese	rved						A	DD2[7:	:1]			ENDU AL

Bit	Name	ne Access Description					
[15:8]	Reserved	RO	Reserved.	0			
[7:1]	ADD2	RW	Interface address. Bit7 to bit1 of address in dual-address mode.	0			
0	ENDUAL	RW	Dual addressing mode enable bit. When this bit is set, the ADD2 can be identified.	0			

## 19.12.5 I2C data register (I2Cx\_DATAR) (x=1/2)

Offset address: 0x10

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				erved							DATA	R[7:0]			

Bit	Name	Access	Reset value	
15:8	Reserved	RO	Reserved.	0
7:0	DATAR	RW	Data register. This domain is used to store received	0
7:0	DAIAN	ΚW	data or store data to be transmitted to the bus.	0

## 19.12.6 I2C status register1 (I2Cx\_STAR1) (x=1/2)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SMB ALE RT	TIME OUT	Reser ved	PECE RR	OVR	AF	ARL O	BER R	TxE	RxNE	Reser ved	STOP F	ADD 10	BTF	ADD R	SB

Bit	Name	Access	Description	Reset value
15	SMBALERT	RW0	<ul> <li>SMBus alert bit. It can be reset by user writing 0, or reset by hardware when PE becomes low.</li> <li>In master mode of SMBus:</li> <li>1: SMBus alert is generated on the pin;</li> <li>0: No SMBus alert.</li> <li>In slave mode of SMBus:</li> <li>1: SMBAlert response address header to SMBAlert LOW received;</li> <li>0: No SMBAlert response address header.</li> </ul>	0
14	TIMEOUT		Timeout or Tlow error flag bit. It can be reset by user writing 0, or reset by hardware when PE becomes low. 1: SCL is low and has reached 25mS, or the accumulated clock expansion time of the master device low level exceeds 10mS, or the accumulated time of the slave device low level exceeds 25mS; 0: No timeout error. Note: When this bit is set in slave mode, the slave device resets the communication and the hardware releases the bus. When this bit is set in master mode, hardware issues a stop condition.	0
13	Reserved PECERR	RO RW0	Reserved. PEC error flag bit occurs during reception. This bit can be reset by user writing 0, or reset by hardware when PE becomes low. 1: PEC error. After PEC is received, NAK is returned; 0: No PEC error.	0
11	OVR	RW0	Overrun and underrun flag bit. 1: Overrun or underrun event occurs: In case of NOSTRETCH=1, when a new byte is received in the receiver mode and the content in the data register has not been read, the newly received byte will be lost. In the transmitter mode, no new data is written into the data register, and the same byte will be sent twice; 0: No overrun and underrun event.	0
10	AF	RW0	Acknowledge failure flag bit. This bit can be reset by user writing 0, or reset by hardware	0

			when PE becomes low.	
			1: Acknowledge error;	
			0: Normal acknowledge.	
9	ARLO	RW0	<ul> <li>Arbitration lost flag bit. It can be reset by user writing 0, or reset by hardware when PE becomes low.</li> <li>1: Arbitration lost is detected and the module loses control of the bus;</li> <li>0: Normal arbitration.</li> </ul>	0
8	BERR	RW0	Bus error flag bit; it can be reset by user writing 0, or reset by hardware when PE becomes low. 1: Start or stop condition error; 0: Normal.	0
7	TxE	R0	Data register empty flag bit, which can be cleared by writing data to the data register, or it is automatically cleared by hardware after a start or stop bit is generated, or when PE is 0. 1: When the data is transmitted, the transmit data register is empty; 0: The data register is non-empty.	0
6	RxNE	R0	Data register not empty flag bit. Reading and writing to the data register will clear this bit, or when PE is 0, the hardware will clear this bit. 1: When data is received, data register not empty; 0: Data register empty.	0
5	Reserved	R0	Reserved.	0
4	STOPF	R0	Stop event flag bit. After the user reads the status register1, writing to the control register1 will clear this bit, or when PE is 0, the hardware will clear this bit. 1: After the response, the slave device will detect a stop event on the bus; 0: No stop event is detected.	0
3	ADD10	R0	<ul> <li>10-bit address header sent flag bit. After the user reads the status register1, writing to the control register1 will clear this bit, or when PE is 0, the hardware will clear this bit.</li> <li>1: In 10-bit address mode, the master device has sent the first address byte;</li> <li>0: None</li> </ul>	0
2	BTF	R0	Byte transmission end flag bit. After the user reads the status register1, reading and writing to the data register will clear this bit. During transmission, after a start or stop event is initiated, or when PE is 0, this bit will be cleared by hardware.	0

			1: Byte transmission completed. In case of	
			NOSTRETCH=0: when a new data is sent and	
			the data register has not been written with new	
			data during transmission; when a new byte is	
			received but the data register has not been read;	
			0: None	
			Address transmitted/matched flag. After the user	
			reads the status register 1, the read operation of	
			the status register2 will clear this bit, or when PE	
			is 0, the hardware will clear this bit.	
			Master mode:	
			1: End of address transmission: In 10-bit address	
			mode, the bit will be changed to be set after the	
1	ADDR	RW0	ACK of the second byte of the address is	0
			received; in 7-bit address mode, the bit will be set	
			after the ACK of the address is received;	
			0: The address transmission is not finished.	
			Slave mode:	
			1: The received address matches;	
			0: The address does not match or no address is	
			received.	
			Start bit transmission flag bit. After reading the	
			status register 1, the operation of writing the data	
0	SB	R0	register will clear this bit, or when PE is 0, the	0
			hardware will clear this bit.	
			1: The start bit has been transmitted;	
			0: The start bit has not been transmitted.	

## 19.12.7 I2C status register2 (I2Cx\_STAR2) (x=1/2)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			PEC	[7:0]				DUA LF	SMB HOS T	SMB DEFA ULT	CAL	Reser ved	TRA	BUS Y	MSL

Bit	Name	Access	Description	Reset value
[15:8]	PEC	RO	Packet error checking. When PEC is enabled (ENPEC is set), this domain stores the value of PEC.	
7	DUALF		Matched detection flag bit. When the stop bit or start bit is generated, or when PE=0, the hardware will clear this bit. 1: The received address matched with OAR2; 0: The received address matched with OAR1.	
6	SMBHOST	RO	SMBus host header flag bit. When the stop bit or start bit is generated, or when PE=0, the	0

Γ			hardware will clear this bit.	
			1: When SMBTYPE=1 and ENARP=1, the	
			SMBus host address will be received;	
			0: SMBus host address is not received.	
			SMBus device default address flag bit. When the	
			stop bit or start bit is generated, or when PE=0,	
5	SMBDEFAULT	RO	the hardware will clear this bit.	0
5	SINDDEFREEF	no	1: When ENARP=1, the default address of the	Ū
			SMBus device is received;	
			0: No address is received.	
			General call address flag bit; when the stop bit or	
			start bit is generated, or when PE=0, the	
	OFNICALI	DO	hardware will clear this bit.	0
4	GENCALL	RO	1: When ENGC=1, the address of general call is	0
			received;	
			0: No general call address is received.	
3	Reserved	RO	Reserved.	0
			Transmitter/receiver flag bit, cleared by hardware	
			when a stop event (STOPF=1) is detected,	
	TRA	RO	repeated start condition or bus arbitration is lost	
2			(ARLO=1) or PE=0.	0
			1: Data has been sent;	
			0: Data is received.	
			This bit is determined by R/W bit of address byte.	
			Bus busy flag bit. This bit is cleared when a stop	
			bit is detected. When the interface is disabled	
			(PE=0), the information is still updated.	
1	BUSY	RO	1: Busy bus: SDA or SCL has a low level;	0
			0: The bus is idle and does not have	
			communication.	
			Master/slave mode indicator bit. When the	
			interface is in master mode (SB=1), the hardware	
0	MSL	RO	will set this bit. When the bus detects a stop bit	0
Ŭ		RO	and the arbitration is lost, or PE=0, the hardware	~
			will clear this bit.	

## 19.12.8 I2C clock register (I2Cx\_CKCFGR) (x=1/2)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
F/S	DUT Y	Rese	erved						CCR	[11:0]					

Bit	Name	Access	Description	Reset value
15	F/S	RW	Master mode selection bit. 1: Fast mode;	0

			0: Standard mode.	
			Duty cycle of the high-level time in the fast mode	
14	DUTY	RW	and the high-level time.	0
			1:36%; 0:33.3%.	
[13:12]	Reserved	RO	Reserved.	0
			Clock frequency division factor. These bits	
[11:0]	CCR	RW	determine the frequency waveform of the SCL	0
			clock.	

## 19.12.9 I2C rise time register (I2Cx\_RTR) (x=1/2)

Offset address: 0x20

Γ

Reserved TRISE[5:0]	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved										TRIS					

[15:6]       Reserved       RO       Reserved.       0         Maximum rise time domain. The rise time of SCL in master mode is set at this bit. The maximum rising edge time is equal to TRISE-1       0         Control of SCL in master mode is set at this bit. The maximum rising edge time is equal to TRISE-1       0         Reserved.       0	Bit	Name	Access	Description	Reset value
SCL in master mode is set at this bit. The maximum rising edge time is equal to TRISE-1 clock cycle. This bit can only be set when PE is	[15:6]	Reserved	RO	Reserved.	0
[5:0] [IRISE RW cleared. For example, if the input clock cycle of the IIC module is 125nS and the value of TRISE is 9h, then the maximum rising edge time is (9-1)*125nS, i.e., 1000nS.	[5:0]	TRISE	RW	SCL in master mode is set at this bit. The maximum rising edge time is equal to TRISE-1 clock cycle. This bit can only be set when PE is cleared. For example, if the input clock cycle of the IIC module is 125nS and the value of TRISE is 9h, then the maximum rising edge time is	000010Ь

# The module descriptions in this chapter are applicable to the whole series of CH32F2x, CH32V2x and CH32V3x microcontrollers.

SPI supports data exchange in 3-wire synchronous serial mode, and the chip select line supports hardware switching between master and slave modes, and supports communication with a single data line.

I2S is also a 3-wire synchronous ship interface communication protocol, which supports 4 audio standards, including Philips I2S standard, MSB alignment standard, LSB alignment standard and PCM standard.

## 20.1 Main features

### 20.1.1 SPI features

- Supports full-duplex synchronous serial mode
- Supports single-wire half-duplex mode
- Support master mode and slave mode, multi-slave mode
- Supports 8-bit or 16-bit data structures
- The highest clock frequency is supported to half of Fpclk
- Data ordering supports MSB or LSB first
- Supports hardware or software control of the NSS pin
- Transceiver supports hardware CRC check
- Transceiver buffer supports DMA transfer
- Supports modifying clock phase and polarity

## 20.1.2 I2S features

- Support simplex communication
- Supports master mode and slave mode
- Supports 16-bit, 24-bit and 32-bit data formats
- Audio sampling frequency support range 8KHz-96KHz
- Supports clock polarity programmable
- Support common I2S protocols: Philips standard, MSB alignment standard, MSL alignment standard and PCM standard
- Transceiver buffer supports DMA transfer
- Support master clock output to external audio equipment

## 20.2 SPI functional description

## 20.2.1 Overview




Figure 20-1 SPI structure diagram

As can be seen from Figure 20-1, the 4 pins related to SPI are MISO, M0SI, SCK and NSS. The MISO pin is the data input pin when the SPI module works in the master mode; it is the data output pin when it works in the slave mode. When the MOSI pin works in master mode, it is a data output pin; when it works in slave mode, it is a data input pin. SCK is the clock pin, the clock signal is always output by the master, and the slave receives the clock signal and synchronizes data transmission and reception. The NSS pin is a chip select pin and has the following uses:

- 1) NSS is controlled by software: At this time, SSM is set, and the internal NSS signal is determined by SSI to output high or low. This situation is generally used in SPI master mode;
- 2) NSS is controlled by hardware: when the NSS output is enabled, that is, when the SSOE is set, the NSS pin will be actively pulled down when the SPI host sends the output. If the NSS pin is pulled down, a hardware error will be generated; SSOE If it is not set, it can be used in multi-master mode. If it is pulled low, it will be forced into slave mode, and the MSTR bit will be automatically cleared.

The working mode of the SPI can be configured through CPHA and CPOL. If CPHA is set, it means that the module samples the data on the second edge of the clock, and the data is latched. If CPHA is not set, it means that the SPI module samples on the first edge of the clock, and the data is latched. CPOL indicates whether the clock remains high or low when there is no data. See Figure 20-2 below for details.




Figure 20-2 SPI model

The host and device need to be set to the same SPI mode, and the SPE bit needs to be cleared before configuring the SPI mode. The DEF bit can decide whether the single data length of SP is 8 bits or 16 bits. LSBFIRST can control whether a single data word is big-endian or little-endian.

#### 20.2.2 Master mode

When the SPI module works in master mode, the serial clock is generated by SCK. To configure into master mode do the following steps:

Configure the BR[2:0] bits in the control register to determine the clock;

Configure the CPOL and CPHA bits to determine the SPI mode;

Configure DEF to determine the data word length;

Configure LSBFIRST to determine the frame format;

Configure the NSS pin, such as setting the SSOE bit to let the hardware reset NSS. You can also set the SSM bit and set the SSI bit high;

To set the MSTR bit and the SPE bit, it is necessary to ensure that NSS is already high at this time.

When you need to send data, you only need to write the data to be sent to the data register. SPI will send data

from the transmit buffer to the shift register in parallel, and then send the data from the shift register according to the setting of LSBFIRST. When the data has reached the shift register, the TXE flag will be set. If it has been set TXEIE, then an interrupt will be generated. If the TXE flag bit is set, data needs to be filled into the data register to maintain a complete data flow.

285

When the receiver receives data, when the last sampling clock edge of the data word arrives, the data is transferred from the shift register to the receive buffer in parallel, the RXNE bit is set, and if the RXNEIE bit was previously set, it will also generate interrupt. At this time, the data register should be read as soon as possible to remove the data.

### 20.2.3 Slave mode

When the SPI module works in slave mode, SCK is used to receive the clock sent by the host, and its own baud rate setting is invalid. The steps to configure into slave mode are as follows:

Configure the DEF bit to set the data bit length;

Configure the CPOL and CPHA bits to match the host mode;

Configure LSBFIRST to match the host data frame format;

In hardware management mode, the NSS pin needs to be kept at a low level. If NSS is set to software management (SSM is set), then please keep SSI not set;

Clear the MSTR bit and set the SPE bit to enable SPI mode.

When transmitting, when the first slave receive sampling edge occurs on SCK, the slave starts to transmit. The process of sending is to move the data in the send buffer to the send shift register. When the data in the send buffer is moved to the shift register, the TXE flag will be set. If the TXEIE bit was previously set, an interrupt will be generated.

When receiving, after the last clock sampling edge, the RXNE bit is set, the byte received by the shift register is transferred to the receive buffer, and the read operation of the read data register can obtain the data in the receive buffer. An interrupt will be generated if RXNEIE is set before RXNE is set.

### 20.2.4 Simplex mode

The SPI interface can work in half-duplex mode, that is, the master device uses the MOSI pin, and the slave device uses the MISO pin for communication. When using half-duplex communication, BIDIMODE needs to be set, and BIDIOE is used to control the transmission direction.

Setting the RXONLY bit in normal full-duplex mode can set the SPI module to receive-only simplex mode. After RXONLY is set, a data pin will be released. The pins released in master mode and slave mode are not the same. It is also possible to ignore the received data and set the SPI to transmit-only mode.

### 20.2.5 CRC

The SPI module uses CRC check to ensure the reliability of full-duplex communication, and separate CRC calculators are used for data transmission and reception. The polynomial of the CRC calculation is determined by the polynomial register. For 8-bit data width and 16-bit data width, different calculation methods are used respectively.

Setting the CRCEN bit enables CRC checking and resets the CRC calculator. After the last data byte is sent, setting the CRCNEXT bit will send the calculation result of the TXCRCR calculator after the current byte is sent. At the same time, if the last received value of the receive shift register is the same as the locally calculated value of RXCRCR If not, then the CRCERR bit will be set. To use the CRC check, you need to

set the polynomial calculator and set the CRCEN bit when configuring the SPI working mode, and set the CRCNEXT bit in the last word or half word to send the CRC and check the received CRC. Note that the CRC calculation polynomials of the sender and receiver should be unified.

### 20.2.6 DMA

The SPI module supports the use of DMA to speed up data communication. You can use DMA to fill in data into the send buffer, or use DMA to take data from the receive buffer in time. DMA will take or send data in time with RXNE and TXE as signals. DMA can also work in simplex or CRC check mode.

### 20.2.7 Error

• Master mode failure error

When the SPI works in the NSS pin hardware management mode, an external operation of pulling down the NSS pin occurs; or in the NSS pin software management mode, the SSI bit is cleared; or the SPE bit is cleared, causing the SPI to be turned off; or the MSTR bit is cleared, the SPI enters slave mode. An interrupt will also be generated if the ERRIE bit has been set. Clear MODF bit steps: first perform a read or write operation to R16\_SPI1\_STATR, and then write to R16\_SPI1\_CTLR1.

### • Overflow error

If the master sends data and there is unread data in the slave's receive buffer, an overrun error occurs, the OVR bit is set, and an interrupt is generated if ERRIE is set. Sending an overflow error should restart the current transfer. Reading the data register followed by the status register will clear this bit.

### CRC error

When the received CRC check word does not match the value of RXCRCR, a CRC check error will occur, and the CRCERR bit will be set.

### 20.2.8 Interrupt

The interrupt of the SPI module supports 5 interrupt sources. The 2 events of the send buffer empty and the receive buffer non-empty will set TXE and RXNE respectively, and an interrupt will be generated when the TXEIE and RXNEIE bits are set respectively. In addition, the 3 errors mentioned above will also generate interrupts, namely MODF, OVR and CRCERR. After the ERRIE bit is enabled, these 3 errors will also generate error interrupts.

### **20.3 I2S functional description**

### 20.3.1 I2S overview




Figure 20-3 I2S structure diagram

The I2S function is enabled by setting the I2SMOD bit in register I2SCFGR. At this point, the SPI module can be used as an I2S audio interface. I2S and SPI share 3 pins:

• SD: Serial data (mapped to MOSI pin), used to send and receive data of 2 time division multiplexing channels;

• WS: word selection (mapped to NSS pin), output as data control signal in master mode, and input in slave mode;

• CK: Serial clock (mapped to the SCK pin), output as a clock signal in master mode, and input in slave mode.

When the main clock is required for some external audio devices, there is an additional pin to output the clock:

• MCK: main clock (independent mapping), when the I2S is configured as the main mode and the MCKOE bit of the register I2SPR is 1, it is used as an output additional clock signal pin. The frequency of the output

clock signal is preset to 256×Fs, where Fs is the sampling frequency of the audio signal.

When set to master mode, I2S uses its own clock generator to generate the clock signal for communication. This clock generator is also the clock source for the master clock output. There are 2 additional registers in I2S mode, one is the clock generator configuration related register I2SPR, the other is the I2S general configuration register I2SCFGR (can set the audio standard, slave/master mode, data format, packet frame, clock pole parameters, etc.). Register CTLR1 and all CRCR registers are not used in I2S mode. Similarly, the SSOE bit in the CTLR2 register, and the MODF bit and the CRCERR bit in the register STATR are not used in the I2S uses the same register DATAR as SPI for 16-bit wide mode data transfer.

### 20.3.2 Supported audio protocols


The 3-wire bus supports time division multiplexing of audio data on 2 channels: left and right, but only one 16-bit register is used for transmit or receive. Therefore, when writing data to the data register, the software must write the corresponding data according to the channel currently being transmitted; similarly, when reading the register data, check the CHSIDE bit of the register STATR to determine which data the received data belongs to. sound. The left channel always sends data before the right channel (the CHSIDE bit has no meaning under the PCM protocol). There are 4 available data and packet frame combinations. Data can be sent in the following 4 data formats:


- 16-bit data is packed into 16-bit frames
- 16-bit data is packed into 32-bit frames
- 24-bit data is packed into 32-bit frames
- 32-bit data is packed into 32-bit frames


When using 16-bit data to expand to a 32-bit frame, the first 16 bits (MSB) are meaningful data, and the last 16 bits (LSB) are forced to 0. This operation requires no software intervention and no DMA request (only requires a read or write operation). 24-bit and 32-bit data frames require the CPU to perform 2 read or write operations on the register DATAR, and 2 DMA transfers are required when using DMA. For 24-bit data, after expansion to 32 bits, the lowest 8 bits are set to 0 by hardware. For all data formats and communication standards, the most significant bit (MSB) is always sent first. The I2S interface supports 4 audio standards, which can be selected by setting the I2SSTD[1:0] bits and PCMSYNC bits in the register I2SCFGR.


### 20.3.2.1 I2S Philips Standard

Under this standard, pin WS is used to indicate which channel the data being sent belongs to. The pin is valid 1 clock cycle before the first data bit (MSB) is sent. The sender changes the data on the falling edge of the clock signal (CK) and the receiver reads the data on the rising edge. The WS signal also changes on the falling edge of the clock signal.











This mode requires 2 read or write operations to the SPI\_DATAR register. In transmit mode: if you need to send 0x8EAA33 (24 bits):



In receive mode: if 0x8EAA33 is received:






Figure 20-6 In receive mode: if 0x8EAA33 is received:

In the I2S configuration stage, if you choose to expand the 16-bit data to a 32-bit channel frame, you only need to access the register DATAR once to expand to 32-bit. The lower 16 bits are set to 0x0000 by hardware. If the data to be transmitted or received is 0x76A3 (extended to 32 bits is 0x76A30000), only one operation of DATAR is required. When sending, the MSB needs to be written into the register DATAR; if the flag bit TXE is 1, it means that new data can be written, and if the corresponding interrupt is allowed, an interrupt can be generated. The transmission is done by hardware, even if the last 16 bits of 0x0000 have not been sent, the TXE will be set and the corresponding interrupt will be generated. When receiving, each time the upper 16-bit half-word (MSB) is received, the flag bit RXNE is set to 1, and if the corresponding interrupt is enabled, an interrupt can be generated. This way, there is more time between the 2 reads and writes, preventing underflow or overflow conditions.

#### 20.3.2.2 MSB alignment standard

Under this standard, the WS signal and the first data bit, the most significant bit (MSB), are generated simultaneously.







Figure 20-7MSB aligned 16-bit or 32-bit full precision (CPOL = 0)

The sender changes data on the falling edge of the clock signal; the receiver reads data on the rising edge.











### 20.3.2.3 LSB alignment standard

This standard is similar to the MSB alignment standard (no difference in 16-bit or 32-bit full-precision frame format).











In transmit mode, if you want to send data 0x3478AE, you need to write the register DATAR twice by software or DMA.



In receive mode, if you want to receive data 0x3478AE, you need to read the register DATAR once when 2 consecutive RXNE events occur.







Figure 20-12 LSB aligned 16-bit data extended to 32-bit packet frame, CPOL = 0


During the I2S configuration stage, if you choose to extend the 16-bit data to a 32-channel frame, you only need to access the DATAR register once. At this point, the high half word (16-bit MSB) after extending to 32 bits is set to 0x0000 by hardware.

If the data to be transmitted or received is 0x76A3 (extended to 32 bits is 0x000076A3), only one operation of DATAR is required. When sending, if TXE is 1, the user needs to write the data to be sent (ie 0x76A3). The 0x0000 part, which is used to expand to 32 bits, is first sent by the hardware, and once the valid data starts to be sent from the SD pin, the next TXE event occurs. On reception, the RXNE event occurs as soon as valid data is received (instead of the 0x0000 part). This way, there is more time between the 2 reads and writes, preventing underflow or overflow conditions.

### 20.3.2.4 PCM standard

Under the PCM standard, there is no information for channel selection. The PCM standard has 2 available frame structures, short or long, which can be selected by setting the PCMSYNC bit in register I2SCFGR.





For the long frame, in the main mode, the valid time of the WS signal used for synchronization is fixed to 13 bits. For short frames, the length of the WS signal used for synchronization is only 1 bit.




Figure 20-14 PCM standard waveform (16-bit)

No matter which mode (master or slave), which synchronization method (short frame or long frame), the time difference between 2 consecutive frames of data and between 2 synchronization signals, (even in slave mode) needs to be set by setting the I2SCFGR register determined by the DATLEN bit and the CHLEN bit.


### 20.3.3 Clock generator

The bit rate of I2S determines the data flow on the I2S data line and the frequency of the I2S clock signal. I2S bit rate = number of bits per channel  $\times$  number of channels  $\times$  audio sampling frequency.

For a signal with left and right channels and 16-bit audio, the I2S bit rate is calculated as follows: I2S bit rate =  $16 \times 2 \times Fs$ 


If the packet length is 32 bits, the I2S bit rate is calculated as follows:

I2S bit rate =  $32 \times 2 \times Fs$ 



In master mode, the linear divider needs to be set correctly in order to obtain the desired audio frequency.

Figure 20-16I2S clock generator structure



The clock source of I2SxCLK in the figure is the system clock (i.e., the HSI, HSE, or PLL that drives the AHB clock). I2SxCLK can come from SYSCLK, or the PLL3 VCO (2xPLL3CLK) clock, which can be selected by the I2S2SRC and I2S3SRC bits in the RCC\_CFGR2 register. Audio can be sampled at 96kHz, 48kHz, 44.1kHz, 32kHz, 22.05kHz, 16kHz, 11.025kHz, or 8kHz (or any value within this range). To obtain the desired frequency, set the linear divider according to the following formula:

When the master clock needs to be generated (the MCKOE bit of the register SPI\_I2SPR is 1): When the frame length of the channel is 16 bits, Fs = I2SxCLK / [(16\*2) \* ((2\*I2SDIV) + ODD)\*8]When the frame length of the channel is 32 bits, Fs = I2SxCLK / [(32\*2) \* ((2\*I2SDIV) + ODD)\*4]When the main clock is turned off (MCKOE bit is '0'): When the frame length of the channel is 16 bits, Fs = I2SxCLK / [(16\*2) \* ((2\*I2SDIV) + ODD)]When the frame length of the channel is 32 bits, Fs = I2SxCLK / [(32\*2) \* ((2\*I2SDIV) + ODD)]

### 20.3.4 I2S master mode

Set I2S to work in master mode, the serial clock is output by pin CK, and the word selection signal is generated by pin WS. The master clock (MCK) can be selected to be output or not output by setting the MCKOE bit in register I2SPR.

### 20.3.4.1 Configuration process

• Set I2SDIV[7:0] in the I2SPR register to define the serial clock baud rate corresponding to the audio sampling frequency. Also define the ODD bit of the register I2SPR.

• Setting the CKPOL bit defines the level state of the communication clock when it is idle. If the main clock MCK needs to be provided to the external DAC/ADC audio device, the MCKOE position of the register I2SPR is required.

• Set the I2SMOD bit in the I2SCFGR register to 1 to activate the I2S function, set the I2SSTD[1:0] and PCMSYNC bits to select the I2S standard used, and set CHLEN to select the number of data bits per channel. Also set the I2SCFG[1:0] in the SPI\_I2SCFGR register to select the I2S master mode and direction (transmitter or receiver).

- If required, the required interrupt function and DMA function can be turned on by setting register CR2.
- The I2SE bit in the I2SCFGR register must be set to 1.

• Pins WS and CK need to be configured for output mode. If the MCKOE bit in the SPI\_I2SPR register is 1, the pin MCK is also configured to output mode.

### 20.3.4.2 Transmit process

The transmission process starts when 1 half word (16 bits) of data is written to the transmit buffer. It is assumed that the first data written to the transmit buffer corresponds to the left channel data. When the data is moved from the transmit buffer to the shift register, the flag bit TXE is set to 1. At this time, the data corresponding to the right channel should be written into the transmit buffer. The flag bit CHSIDE indicates which channel the data to be transmitted currently corresponds to. The value of the flag bit CHSIDE is updated when TXE is 1, so it has meaning when TXE is 1. After the data of the left channel and then the right channel are all transmitted, it can be regarded as a complete data frame. It is not possible to transmit only part of the data frame, such as data only for the left channel.

When the first bit of data is sent out, the half-word data is transferred to the 16-bit shift register in parallel, and then the following bits are sent out from pins MOSI/SD in high-order first. Each time data is moved from the transmit buffer to the shift register, the flag bit TXE is set to 1, and an interrupt is generated if the TXEIE bit in the CR2 register is 1.

In order to ensure continuous audio data transmission, it is recommended to write the next data to be transmitted to the register DATAR before the current transmission is completed. It is recommended to wait for the flag bit TXE=1 and BSY=0 when the I2S function is to be turned off, and then clear the I2SE bit to '0'.

295

### 20.3.4.3 Receive process

Except for point 3, the configuration steps of the receiving process are consistent with the sending process (see the aforementioned "transmitting process"). It is necessary to select the main receiving mode by configuring I2SCFG[1:0]. Regardless of the data and channel length, audio data is always received in 16-bit packets. That is, after the receive buffer is filled up each time, the flag bit RXNE is set to 1, and if the RXNEIE bit of the register CR2 is 1, an interrupt is generated. Depending on the configured data and channel length, receiving data from the left or right channel will require 1/2 times to transmit the data to the receive buffer. The RXNE flag is cleared by reading the DATAR register. CHSIDE is updated after each reception. Its value depends on the WS signal generated by the I2S unit. If the previous received data has not been read, and new data is received, that is, an overflow occurs, and the flag bit OVR is set to 1. If the ERRIE bit in the CR2 register is 1, an interrupt is generated, indicating that an error has occurred. To disable I2S, special operations need to be performed to ensure that the I2S module can normally complete the transfer cycle without starting a new data transfer. The operation process is related to the data configuration and channel length, and the mode of the audio protocol:

• 16-bit data is extended to 32-bit channel length (DATLEN=00 and CHLEN=1), using LSB (low bit) alignment mode (I2SSTD=10)

a) Wait for the penultimate (n-1) RXNE=1;

b) Wait for 17 I2S clock cycles (using software delay);

c) Disable I2S (I2SE=0).

• 16-bit data extension to 32-bit channel length (DATLEN=00 and CHLEN=1), using MSB (high bit) alignment, I2S or PCM mode (I2SSTD=00, I2SSTD=01 or I2SSTD=11 respectively)

- a) Wait for the last RXNE=1;
- b) Wait for 1 I2S clock cycle (using software delay);
- c) Disable I2S (I2SE=0).

• For all other combinations of DATLEN and CHLEN, any audio mode selected by I2SSTD, use the following method to turn off I2S:

- a) Wait for the penultimate (n-1) RXNE=1;
- b) Wait for one I2S clock cycle (using software delay);
- c) Disable I2S (I2SE=0).

Note: The BSY flag is always low during transmission.

### 20.3.5 I2S slave mode

In slave mode, I2S can be set to transmit and receive mode. The configuration method of the slave mode basically follows the same process as the configuration of the master mode. In slave mode, no clock is required from the I2S interface. Both the clock signal and the WS signal are provided by an external master I2S device connected to the corresponding pins. So the user does not need to configure the clock.

The configuration steps are as follows:

- Set the I2SMOD bit in the I2SCFGR register to activate the I2S function; set I2SSTD[1:0] to select the I2S standard used; set DATLEN[1:0] to select the number of data bits; set CHLEN to select the number of data bits per channel. Set the I2SCFG[1:0] in the I2SCFGR register to select the data direction (transmitter or receiver) of the I2S slave mode.
- As needed, set register CR2 to turn on the desired interrupt function and DMA function.
- The I2SE bit in the I2SCFGR register must be set to 1.

### 20.3.5.1 Transmit process

The transmission process starts when the external master sends a clock signal, and when the NSS\_WS signal requests data transmission. The slave device must be enabled and the I2S data register must be written before the external master device can start communication. For the MSB-aligned and LSB-aligned modes of I2S, the first data item written to the data register corresponds to the data of the left channel. When the communication starts, the data is transferred from the transmit buffer to the shift register, and then the flag bit TXE is set to 1; at this time, the data item corresponding to the right channel should be written into the I2S data register. The flag bit CHSIDE indicates which channel the data to be transmitted currently corresponds to. Compared to the transmit flow in master mode, in slave mode, CHSIDE depends on the WS signal from the external master I2S. This means that the slave I2S has to prepare the first data to be sent before receiving the clock signal generated by the master. A WS signal of 1 means that the left channel is sent first.

#### 20.3.5.2 Receive process

Except for point 1, the configuration steps are the same as the sending process. The master receive mode needs to be selected by configuring I2SCFG[1:0]. Regardless of the data and channel length, audio data is always received in the form of 16-bit packets, that is, every time the receive buffer is filled, the flag bit RXNE is set to 1, and if the RXNEIE bit in the I2S\_CTLR2 register is 1, an interrupt is generated. According to different data and channel length settings, receiving left channel or right channel data will require 1 or 2 times to transmit data to the receive buffer. CHSIDE is updated every time data is received (to be read out from DATAR), which corresponds to the WS signal generated by the I2S unit. Reading the SPI\_DATAR register will clear the RXNE bit. When the previous received data has not been read out and new data is received, an overflow occurs, and the flag bit OVR is set to 1; if the ERRIE bit in the register I2S\_CTLR2 is 1, an interrupt is generated, indicating that an error has occurred. To turn off the I2S function, it is necessary to clear the I2SE bit to 0 when the last RXNE=1 is received.

### 20.3.6 Status flag

There are 3 status flags for the user to monitor the status of the I2S bus.

#### 20.3.6.1 Status flag (BSY)

The BSY flag is set and cleared by hardware (writing this bit has no effect). This flag bit indicates the status of the I2S communication layer. When this bit is 1, it indicates that I2S communication is in progress, with one exception: in master receive mode (I2SCFG=11), the BSY flag is always low during reception. Before the software closes the SPI module, the BSY flag can be used to detect whether the transfer is over, so as to avoid destroying the last transfer, so it is necessary to strictly follow the procedure below. When a transfer starts, the BSY flag is set to 1, unless the I2S module is in master receive mode. This flag is cleared when the transfer ends or when the I2S module is turned off. When communication is continuous, in master transmit mode, the BSY flag is always high during the entire transfer; in slave mode, between each data item transmission, the BSY flag goes low within 1 I2S clock cycle.

### 20.3.6.2 Transmit buffer flag (TXE)

When the flag bit is 1, it indicates that the sending buffer is empty, and new data to be sent can be written into the sending buffer. When there is data in the transmit buffer, the flag bit is cleared to 0. When I2S is turned off (I2SE bit is 0), this flag is also 0.

### 20.3.6.3 Receive buffer not empty flag (RXNE)

Setting this flag bit indicates that there is valid data received in the receive buffer. This bit is cleared to 0 when the DATAR register is read.

### 20.3.6.4 Channel flag (CHSIDE)

In transmit mode, this flag is refreshed when TXE is high, indicating which channel the data is sent from the SD pin. If an underflow error occurs in the slave sending mode, the value of this flag is invalid, and the I2S needs to be turned off and on before restarting the communication. In receive mode, this flag bit is refreshed when the register DATAR receives data, indicating the channel where the received data is located. Note that if an error occurs, this flag is meaningless, and I2S needs to be turned off and on again. Under the PCM standard, no matter the short frame format or the long frame format, this flag has no meaning. If the flag bit OVR or UDR in the STATR register is 1, and the ERRIE bit in the CR2 register is 1, an interrupt will be generated. (After the interrupt source has been cleared) The interrupt flag can be cleared by reading the STATR register.

### 20.3.7 Error flag

### 20.3.7.1 Underrun flag (UDR)

In the slave transmit mode, if the new data has not been written to the DATAR register when the first clock edge of the data transfer arrives, this flag will be set to 1. This flag is valid only after the I2SMOD bit of the register I2SCFGR is set. An interrupt will be generated if the ERRIE bit in register CR2 is 1. This flag is cleared by reading the STATR register.

### 20.3.7.2 Overrun flag (OVR)

If the previous received data has not been read, and new data is received, that is, an overflow occurs, and the flag is set to 1. If the ERRIE bit of the register CTLR2 is 1, an interrupt is generated to indicate that an error has occurred. At this time, the content of the receiving buffer will not be refreshed with the new data sent from the sending device. A read of register DATAR returns the last correctly received data. All other 16-bit data sent by the sending device after the overflow occurs are lost. This flag is cleared by first reading the DATAR register and then reading the STATR register.

### 20.3.8 I2S interrupt

I2S has 4 interrupt sources, of which the send buffer is empty and the receive buffer is not empty. These 2 events will set TXE and RXNE respectively, and an interrupt will be generated when the TXEIE and RXNEIE bits are set respectively. If the previous received data has not been read out, new data is received, that is, an overflow occurs. If ERRIE is set, an overflow interrupt will be generated; in slave transmit mode, if the first clock of data transmission When the edge arrives, the new data is still not written to the DATAR register. If ERRIE is set, an underflow interrupt will be generated.

### 20.3.9 DMA features

The way DMA works in I2S mode is exactly the same as in SPI mode except that the CRC function is not available. Because there is no data transmission protection system in I2S mode.

# 20.4 Register description

Table 20-1 SPI1 related registers

Name	Access address	Description	Reset value
R16_SPI1_CTLR1	0x40013000	SPI1 control register1	0x0000
R16_SPI1_CTLR2	0x40013004	SPI1 control register2	0x0000
R16_SPI1_STATR	0x40013008	SPI1 status register	0x0002
R16_SPI1_DATAR	0x4001300C	SPI1 data register	0x0000
R16_SPI1_CRCR	0x40013010	SPI1 polynomial register	0x0007
R16_SPI1_RCRCR	0x40013014	SPI1 receive CRC register	0x0000
R16_SPI1_TCRCR	0x40013018	SPI1 transmit CRC register	0x0000
R16_SPI1_HSCR	0x4001301C	SPI1 high speed control register	0x0000

### Table 20-2 SPI2 related registers

Name	Access address	Description	Reset value
R16_SPI2_CTLR1	0x40003800	SPI2 control register1	0x0000
R16_SPI2_CTLR2	0x40003804	SPI2 control register2	0x0000
R16_SPI2_STATR	0x40003808	SPI2 status register	0x0002
R16_SPI2_DATAR	0x4000380C	SPI2 data register	0x0000
R16_SPI2_CRCR	0x40003810	SPI2 polynomial register	0x0007
R16_SPI2_RCRCR	0x40003814	SPI2 receive CRC register	0x0000
R16_SPI2_TCRCR	0x40003818	SPI2 transmit CRC register	0x0000
R16_SPI2_HSCR	0x4000381C	SPI2 high speed control register	0x0000

### Table 20-3 SPI3 related registers

Name	Access address	Description	Reset value
R16_SPI3_CTLR1	0x40003C00	SPI3 control register1	0x0000
R16_SPI3_CTLR2	0x40003C04	SPI3 control register2	0x0000
R16_SPI3_STATR	0x40003C08	SPI3 status register	0x0002
R16_SPI3_DATAR	0x40003C0C	SPI3 data register	0x0000
R16_SPI3_CRCR	0x40003C10	SPI3 polynomial register	0x0007
R16_SPI3_RCRCR	0x40003C14	SPI3 receive CRC register	0x0000
R16_SPI3_TCRCR	0x40003C18	SPI3 transmit CRC register	0x0000
R16_SPI3_HSCR	0x40003C1C	SPI3 high speed control register	0x0000

### 20.4.1 SPI control register1 (SPIx\_CTLR1) (x=1/2/3)

Offset address: 0x00

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BIDI MOD E	BIDI OE	CRC EN	CRC NEX T	DFF	RX ONL Y	SSM	SSI	LSB FIRS T	SPE		BR[2:0]	]	MST R	CPO L	CPH A

Bit	Name	Access Description		Reset value
15	BIDIMODE	RW	Unidirectional data mode enable bit. 1: Single-line bidirectional mode;	0

			0: 2-wire bidirectional mode.	
14	BIDIOE	RW	<ul> <li>Single-line output enable bit, used in conjunction with BIDIMODE.</li> <li>1: Enable output, only send;</li> <li>0: Disable output, only receive.</li> </ul>	0
13	CRCEN	RW	Hardware CRC check enable bit, this bit can only be written when SPE is 0, this bit can only be used in full duplex mode. 1: Enable CRC calculation; 0: Disable CRC calculation.	0
12	CRCNEXT	RW	After the next data transfer, the value of the CRC register is sent. This bit should be set immediately after writing the last data to the data register. 1: Send the CRC check result; 0: Continue to send the data of the data register.	0
11	DFF	RW	Data frame length bit, this bit can only be written when SPE is 0. 1: Use 16-bit data length to send and receive; 0: Use 8-bit data length for transmission and reception.	0
10	RXONLY	RW	In 2-wire mode, only bits are received, and this bit is used in conjunction with BIDIMODE. Setting this bit allows the device to only receive and not transmit. 1: Receive only, simplex mode; 0: Full duplex mode.	0
9	SSM	RW	Chip select pin management bit, this bit determines whether the level of the NSS pin is controlled by hardware or software. 1: Software control NSS pin; 0: Hardware controls NSS pin.	0
8	SSI	RW	<ul><li>Chip select pin control bit, when SSM is set, this</li><li>bit determines the level of the NSS pin.</li><li>1: NSS is high level;</li><li>0: NSS is low.</li></ul>	0
7	LSBFIRST	RW	Frame format control bits. This bit cannot be modified during communication. 1: Send LSB first; 0: Send MSB first.	0
6	SPE	RW	SPI enable bit.1: Enable SPI;0: Disable SPI.	0
[5:3]	BR	RW	Baud rate setting domain, this domain cannot be modified during communication.000: FPCLK/2;001: FPCLK/4;	0

			010: FPCLK/8; 011: FPCLK/16;	
			100: FPCLK/32; 101: FPCLK/64;	
			110: FPCLK/128; 111: FPCLK/256.	
			The master/slave setting bit cannot be modified	
2	MOTD	סנות	during communication.	01
2	MSTR	RW	1: Configure as the master device;	0b
			0: Configured as a slave device.	
		RW	Clock polarity selection bit, this bit cannot be	
1	CPOL		modified during communication.	0
1			1: In idle state, SCK remains high;	0
			0: In idle state, SCK remains low.	
			Clock phase setting bit, this bit cannot be	
			modified during communication.	
0	СРНА	RW	1: Data sampling starts from the second clock	0
			edge;	
			0: Data sampling starts from the first clock edge.	

# 20.4.2 SPI control register2 (SPIx\_CTLR2) (x=1/2/3)

Offset address: 0x04

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			Rese	erved				TXEI E	RXN E IE	ERRI E	Rese	rved	SSOE	TXD MA EN	RXD MA EN

Control Register 2

Bit	Name	Access	Description	Reset value
[15:8]	Reserved	RO	Reserved	0
			Transmit buffer empty interrupt enable bit.	
7	TXEIE	RW	Setting this bit allows an interrupt to be generated	0
			when TXE is set.	
			Receive buffer not empty interrupt enable bit.	
6	RXNEIE	RW	Setting this bit allows an interrupt to be generated	0
			when RXNE is set.	
			Error interrupt enable bit. Setting this bit enables	
5	ERRIE	RW	an interrupt to be generated when an error occurs	0
			(CRCERR, OVR, MODF).	
[4:3]	Reserved	RO	Reserved	0
			SS output enable. Disable SS output to work in	
2	SSOE	RW	multi-master mode.	0
2	SSOL	17.14	1: Enable SS output;	0
			0: Disable SS output in master mode.	
			Transmit buffer DMA enable bit.	
1	TXDMAEN	RW	1: Enable transmit buffer DMA;	0
			0: Disable transmit buffer DMA.	
0	RXDMAEN	RW	Receive buffer DMA enable bit.	0

### 302

	1: Enable receive buffer DMA;	
	0: Disable receive buffer DMA.	

# 20.4.3 SPI status register (SPIx\_STATR) (x=1/2/3)

Offset address: 0x08

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			Rese	rved				BSY	OVR	MOD F	CRC ERR	Rese	rved	TXE	RXN E

Bit	Name	Access	Description	Reset value
[15:8]	Reserved	RO	Reserved	0
7	BSY	RO	<ul><li>Busy flag, this bit is set or reset by hardware.</li><li>1: SPI is communicating, or the transmit buffer is not empty;</li><li>0: SPI is not communicating.</li></ul>	0
6	OVR	RWO	Overflow flag, this bit is set by hardware and reset by software. 1: An overflow error occurred; 0: No overflow error occurred.	0
5	MODF	RO	Mode error flag, this bit is set by hardware and reset by software. 1: A mode error occurred; 0: No mode error occurred.	0
4	CRCERR	RW0	CRC error flag, this bit is set by hardware and reset by software. 1: The received CRC value is inconsistent with the RCRCR value; 0: The received CRC value is the same as the RCRCR value.	0
3	UDR	R0	Underflow flag, this bit is set by hardware and reset by software. 1: Underflow occurs; 0: Underflow has not occurred.	0
2	CRCERR	R0	Channel, this bit is set by hardware and reset by software. 1: The left channel needs to be transmitted or received; 0: The right channel needs to be transmitted or received.	0
1	TXE	RO	Transmit buffer empty flag. 1: The transmit buffer is empty; 0: The transmit buffer is not empty.	1
0	RXNE	RO	Receive buffer not empty flag. 1: The receive buffer is not empty; 0: The receive buffer is empty.	0

# 20.4.4 SPI data register (SPIx\_DATAR) (x=1/2/3)

Offset address: 0x0C

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							DA	ΓAR							

Bit	Name	Access	Description	Reset value
[15:0]	DATAR	RW	data register. The data register is used to store the received data or pre-store the data to be sent, so the read and write of the data register is actually a different area for operations, among which the read pair uses the receive buffer, and the write corresponds to the send buffer. Data reception and transmission can be 8-bit or 16-bit, and it is necessary to determine how many bits of data to use before transmission. When using 8 bits for data transmission, only the lower 8 bits of the data register are used, and the upper 8 bits are forced to 0 when receiving. Using a 16-bit data structure will cause all 16-bit data registers to be used.	0

# 20.4.5 SPI polynomial register (SPIx\_CRCR) (x=1/2/3)

Offset address: 0x10

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						С	RCPO	LY[15:0	0]			-	-		-

	Bit	Name	Access	Description	Reset Value
г	[15:0]	CRCPOLY	RW	CRC polynomial. This domain defines the	7
L		CREFULI		polynomial used for the CRC calculation.	1

### 20.4.6 SPI receive CRC register (SPIx\_RCRCR) (x=1/2/3)

Offset address: 0x14

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		_	-	_	-		RXC			-	_	_			

Bit	Name	Access	Description	Reset Value
[15:0]	RXCRC	RO	Receive CRC value. Stores the result of the calculated CRC check of the received bytes. Setting CRCEN resets this register. The calculation method uses the polynomial used by CRCPOLY. In 8-bit mode, only the lower 8 bits participate in the calculation, and in 16-bit mode,	0

#### 304

all 16 bits will participate in the calculation. This	
register needs to be read when BSY is 0.	

### 20.4.7 Transmit CRC register (SPIx\_TCRCR) (x=1/2/3)

Offset address : 0x18

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			-	-	-		TXC	CRC					-		-

### TXCRC

Bit	Name	Access	Description	Reset value
[15:0]	TXCRC	RO	Transmit CRC value. Stores the calculated result of the CRC check of the bytes that have been sent. Setting CRCEN resets this register. The calculation method uses the polynomial used by CRCPOLY. In 8-bit mode, only the lower 8 bits participate in the calculation, and in 16-bit mode, all 16 bits will participate in the calculation. This register needs to be read when BSY is 0.	0

### 20.4.8 SPI\_I2S configuration register (SPI\_I2S\_CFGR) (x=1/2/3)

Offset address: 0x1C

15	14	13	12	11	10	9	8	7	6	5	4 3	2	1	0
	Rese	rved		I2S MOD	I2SE	1280	CFG	PCM SYN C	Reser ved	I2SSTD	CKPOL	DATL	EN	CHL EN

Bit	Name	Access	Description
[15:13]	Reserved	RO	Reserved
			I2S mode selection, this bit can only be set when SPI or
11	I2SMOD	RW	I2S is disabled.
11	1251000	K W	1: Select I2S mode;
			0: Select SPI mode.
			I2S enable, not used in SPI mode.
10	I2SE	RW	1: I2S enabled;
			0: I2S disabled.
			I2S mode selection, this bit can only be set when I2S is
			disabled:
[9:8]	I2SCFG	RW	00: Slave device transmits;
[9.0]	125010	IX VV	01: Slave device receives;
			10: Master device transmit;
			11: Master device receives.
			PCM frame synchronization. This bit is only meaningful
7	PCMSYNC	RW	when I2SSTD = 11 (using the PCM standard).
/		IC VV	1: Long frame synchronization;
			0: Short frame sync.
6	Reserved	RO	Reserved

[5:4]	I2SSTD	RW	<ul> <li>I2S standard selection, this bit can only be set when I2S is disabled.</li> <li>00: I2S Philips standard;</li> <li>01: High byte alignment standard (left alignment);</li> <li>10: Low byte alignment standard (right justified);</li> <li>11: PCM standard.</li> </ul>
3	CKPOL	RW	<ul><li>Quiescent clock polarity, for correct operation, this bit should only be set when I2S is turned off.</li><li>1: I2S clock quiescent state is high level;</li><li>0: I2S clock quiescent state is low.</li></ul>
[2:1]	DATLEN	RW	Length of the data to be transmitted. For correct operation, this bit can only be set when I2S is turned off. 00: 16-bit data length; 01: 24-bit data length; 10: 32-bit data length; 11: Not allowed.
0	CHLEN	RW	Channel length, only when DATLEN = 00 The write operation of this bit is meaningful, otherwise the channel length is fixed to 32 bits by hardware 1: 32 bits wide; 0: 16 bits wide.

# 20.4.9 SPI\_I2S prescaler register (SPIx\_I2SPR) (x=2/3)

Offset Address : 0x20

 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved						MCK OE	ODD				I2S	DIV			

Bit	Name	Access	Description
[15:10]	Reserved	RO	Reserved
			Master clock output enable, for proper operation, this bit can only be set when I2S is turned off. This bit is only
9	MCKOE	RW	used in I2S master mode.
			1: Master device clock output enabled;
			0: Master clock output disabled.
			Odd coefficient prescaler, for correct operation, this bit
			should only be set when I2S is turned off. This bit is
8	I2SCFG	RW	only used in I2S master mode.
			1: Actual division factor = (I2SDIV * 2)+1;
			0: Actual division factor = I2SDIV *2.
			I2S linear prescaler. For proper operation, this bit should
			only be set when I2S is turned off. This bit is only used
[7:0]	I2SDIV	RW	in I2S master mode. Disable setting I2SDIV[7:0] = 0 or
			I2SDIV[7:0] = 1
			See Section 19.3.3.

# 20.4.10 SPI high speed control register (SPIx\_HSCR) (x=1/2/3)

Offset address: 0x20															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						ŀ	Reserve	d							HSR X EN

Bit	Name	Access	Description
[15:1]	Reserved	RO	Reserved
0	HSRXEN	W0	Read enable in SPI high speed mode (CLK is more than or equal to 36MHz). This mode is valid only when clock is divided by 2 (BR in CTLR1 = 000). This bit cannot be read. 1: High speed read mode enabled; 0: High speed read mode disabled.

# Chapter 21 USB full-speed device controller (USBD)

# The module descriptions in this chapter are applicable to some products of the CH32F2x, CH32V2x and CH32V3x microcontroller series.

The USBD module is a USB full-speed and low-speed protocol communication controller based on the USB2.0 full-speed device technical specification. Built-in hardware automatically handles reverse non-return-to-zero (NRZI) encoding/decoding, bit stuffing of physical signals. The control can drive various states of the USB bus, send and receive protocol packets, and provide functions such as automatic response for flow control to ensure application processing time.

### 21.1 Main features

- Compliant with USB2.0 full-speed device specification
- Support USB full speed 12Mbps, low speed 1.5Mbps mode
- Support configuration of 16 transmission channels
- Supports endpoint address range 0-15
- Support control, interrupt, batch, isochronous transfer
- Double buffering mechanism supporting bulk/isochronous endpoints
- USB suspend, wake, resume operation
- The hardware automatically performs data PID inversion and transmission flow control
- Frame Lock Clock Pulse Generation

Note: USBD and CAN controller share a dedicated 512-byte SRAM area for data transmission and reception in the design, so when using USBD and CAN functions at the same time, this shared area needs to be allocated reasonably to prevent data conflicts.

### **21.2 Function description**

### 21.2.1 Features

The USBD module provides a communication connection that conforms to the USB specification for the data communication between the USB host (usually a PC) and the microcontroller, and is completed by the application program and the module hardware when used. The module contains a shared 512-byte dedicated SRAM area as a USB transceiver data buffer. The actual use range is determined by the number of configured endpoints and the maximum data packet length of each endpoint. Up to 1023-byte buffers can be used per endpoint for up to 16 unidirectional or 8 bidirectional endpoints.

USBD module features include:

- Physical signal encoding/decoding: PID detection of token packets, data packets, and handshake packets is implemented according to USB specifications, including bit stuffing, CRC generation and verification, frame header synchronization identification, etc.
- Transaction processing: determine correct transmission and error status, and provide respective flag status and interrupt notification.
- Bus Suspend/Reset/Wakeup Status Recognition Notification.
- Automatic data packet PID: According to the protocol, perform hardware flipping or locking on the sending and receiving data packet PIDs of asynchronous endpoints and synchronous endpoints to

reduce application work.

- Automatic response packet PID: According to the protocol, after a USB transaction is completed, the status of the response packet will be automatically modified for the asynchronous endpoint to provide enough processing and preparation time for the application, but it will not affect the physical transmission and reception on the USB bus.
- Management data sending and receiving: locate the endpoint configuration and buffer description area, and detect the buffer boundary to prevent overflow. Single-buffer/double-buffer area management, interrupt reporting priority management by endpoint type, etc.
- Provide general class, endpoint class, buffer description class register configuration.
- Applications can:
- Get the frame interval time point based on USB protocol, bus status: suspended, reset.
- Customize the number of endpoints, endpoint type, endpoint size. Customize the transfer data buffer area.
- Get the current or suspended endpoint's service for processing.
- Get error status like bit stuffing, format, CRC, protocol, missing ACK, buffer overflow/buffer not full, etc.
- The drive module enters a low power consumption mode.

The USBD module maps USB events to 3 different NVIC or PFIC request lines (3 interrupt numbers are used):

- 1) USB high-priority interrupts: Can only be triggered by correct transfer events for isochronous and double-buffered bulk transfers, in order to guarantee maximum transfer rates.
- 2) USB low priority interrupt: can be triggered by all USB events (proper transfer, USB reset, etc.). Firmware should first determine the source of the interrupt before handling the interrupt.
- 3) USB Wakeup Interrupt: Triggered by a wakeup event from USB suspend mode.

### 21.2.2 Functional configuration

### 21.2.2.1 GPIO port

Once the USBD module is enabled, the GPIO ports for UDP and UPM are automatically connected to the internal USB transceiver, and the port settings for its GPIO peripherals are disconnected. Therefore, it is recommended that the GPIO port be configured to output a low level in a push-pull mode to prevent the USB device from being notified in advance when the port is in an uncertain state or when the PC host is connected before the USBD function is turned on.

The USBD module has a built-in 1.5K pull-up resistor in USB device mode, and no external pull-up resistor is required. For specific configuration, please refer to the description of the configuration extension control register (EXTEND\_CTR).

### 21.2.2.2 Module initialization

First, the analog part related to the USB transceiver requires a standard 48MHz clock as the reference clock, which is derived from the AHB bus. The application program needs to ensure that the current USB clock is 48MHz by configuring the corresponding control bit of the clock management logic (RCC\_CFGR0 register), and then enable the USB interface clock, so that the program can access the registers of the USBD module.

Second, when the module is forced to reset (the FRES bit in the USBD\_CNTR register is 1 by default), the application should initialize the required registers and packet buffer description table. Including: packet buffer description table address register (USBD\_BTABLE), endpoint configuration register (USBD\_EPRx)

and packet buffer description table register. Configure the ADD[6:0] bits in the USBD\_DADDR register to be 0 (the default address of the USB protocol), and set the EF bit to enable the endpoint transfer function.

Finally, enable the internal 1.5K pull-up resistor and set the speed mode (EXTEND\_CTR register), then, clear the FRES bit on the USBD\_CNTR register, cancel the forced reset state of the USBD module to enable the USBD module, and clear the various status flags in the USBD\_ISTR register so that Clear unhandled false interrupt flags before enabling operation of any other unit. Turn on the required interrupt control bits in the USBD\_CNTR register.

### 21.2.2.3 USB reset

USB reset includes: USBD module forced reset and USB bus reset (protocol reset). Both will generate the RESET flag in the USBD\_ISTR register. When a USB reset occurs, all endpoint communications are disabled (the USBD module will not respond to any packet transfers). After a USB reset, the USBD module is enabled, and the USB endpoint also needs to be enabled to respond to the USB host (the EF bit in the USB\_DADDR register is 1). During the enumeration phase of the USB device, the host will assign a unique address to the device, which must be written into the ADD[6:0] bits in the USB\_DADDR register.

Note: The RESET flag comes from the state of the forced reset control bit (FRES) of the USBD module and the start of the USB bus reset signal.

### 21.2.2.4 Endpoint configuration and buffer description table


Each endpoint configuration register can configure a bidirectional endpoint single-buffered attribute, or a unidirectional endpoint double-buffered attribute.

For example: configure the bidirectional endpoint single buffer attribute, endpoint configuration register 3 (USBD\_EPRx), EA[3:0] is 2, then there can exist endpoint 2 upload channel and endpoint 2 download channel on USB transmission (specifically determined by the descriptor information. ); configure the unidirectional endpoint double buffer properties (only for bulk endpoints and synchronous endpoints), endpoint configuration register 3 (USBD\_EPRx), EA[3:0] is 2, endpoint type (EPTYPE) is synchronous or bulk endpoint, EP\_KIND bit is 1 , then there can exist endpoint 2 upload channel or endpoint 2 downlink channel on USB transmission, choose 1 from 2, the sending and receiving speed is faster than single buffer, the microcontroller processing and USBD module physical sending and receiving can be performed synchronously, reducing waiting time .

Note: The USBD module has a built-in conflict arbitration mechanism, which makes the access of the microcontroller and the USBD module to the packet buffer just like the access to a dual-port SRAM. Even if the microcontroller accesses the buffer continuously, there will be no access conflict.

Each endpoint configuration register corresponds to a set of buffer description class registers (description table) and the corresponding data sending and receiving buffer area, they are all located in the shared 512-byte dedicated SRAM area (base address 0x40006000). Among them, the USBD\_BTABLE register defines the starting address of the buffer description table in the SRAM area, and the data transceiver buffer area can be located anywhere in the entire dedicated SRAM area, because their addresses and lengths are defined in the corresponding buffer description table. , pay attention to the allocation conflict problem.

Figure 21-1 Buffer description table structure



Whether receiving or sending, the packet buffer is used from the bottom. The USBD module does not change the contents of other buffers beyond the currently allocated buffer area. If the buffer receives a data packet larger than itself, it will only receive data up to its own size, and the others will be discarded, that is, a so-called buffer overflow exception occurs.

#### 1) Endpoint initialization

The first step in initializing an endpoint is to write the appropriate values to the USBD ADDRx TX or USBD ADDRx RX registers so that the USBD module can find the data to transmit or a buffer that is ready to receive data. The EPTYPE[1:0] bits in the USBD EPRx register determine the basic type of the endpoint, and the EP KIND bits determine the special characteristics of the endpoint. As a sender, you need to set the STAT TX bit of the USBD EPRx register to enable the endpoint, and configure the COUNTx TX bit to determine the transmission length. As a receiver, you need to set the STAT RX bit to enable the endpoint, and set the BL SIZE and NUM BLOCK bits to determine the size of the receive buffer to detect buffer overflow exceptions. For unidirectional endpoints with asynchronous non-double-buffered bulk transfers, only one register in the transfer direction needs to be set. Once the endpoint is enabled, the application can longer modify the value of the USBD EPRx register and the location of the no USBD ADDRx TX/USBD ADDRx RX, USBD COUNTx TX/USBD COUNTx RX registers, because these values are modified in real time by the hardware. When the data transfer is completed, the CTR interrupt will be generated, at this time the above registers can be accessed and new transfers can be re-enabled.

### 2) IN transaction (transmit data)

When receiving an IN token packet, if the received address is consistent with a configured endpoint address, and the STAT\_TX bit in the USBD\_EPRx register at this time indicates that it can be sent, the USBD module will be based on the contents of the buffer description table and The DTOG\_TX bit performs packet encoding to send out packets. If the endpoint corresponding to the received token packet is invalid, a NAK or STALL handshake packet will be sent according to the STAT\_TX bit in the USBD\_EPRx register instead

of a data packet.

After receiving the ACK handshake packet responded by the host, the value of the USBD\_EPRx register is updated as follows: the DTOG\_TX bit is toggled, the STAT\_TX bit is '10' (NAK state), invalidating the endpoint, and the CTR\_TX bit is set. The application needs to identify the USB endpoint that generates the interrupt through the EP\_ID and DIR bits of the USBD\_ISTR register. The interrupt service routine of the CTR\_TX event needs to clear the interrupt flag first. If you want to continue to send data (which can be executed whenever data needs to be sent), you need to prepare the data buffer to be sent, and update COUNTx\_TX to the number of bytes to be transmitted next time, and finally set the STAT\_TX bit to '11' (ACK, the endpoint is valid) to enable data transmission again. When the STAT\_TX bit is '10' (NAK state), any IN request sent to the endpoint will be NAKed, and the USB host will resend the IN request until the endpoint acknowledges that the request is valid.

#### 3) OUT transaction and SETUP transaction (receive data)

The USBD module handles these 2 transactions in basically the same way; when an OUT or SETUP packet is received, if the received address matches a configured endpoint address, and the STAT\_RX bit in the USBD\_EPRx register at this time indicates that it can be received If so, the USBD module judges whether the PID of the received data matches according to the DTOG\_RX bit. If it matches, it will access the buffer description table, find the ADDRx\_RX and COUNTx\_RX registers related to the endpoint, and save the received data packet (the one received first is the low byte). Go to the address space defined by ADDRx\_RX and detect whether the receive overflows the buffer according to the values of BL\_SIZE and NUM\_BLOCK. If there are no errors in transmission, send an ACK handshake packet to the host. Even if a CRC error or other type of error occurs (bit stuffing, framing errors, etc.), the data is saved to the packet buffer, at least until the data point where the error occurred, it's just that the ACK handshake is not sent, and the USBD\_ISTR register The ERR bit will be set. In this case, the application program usually does not need to intervene in the processing, and the USBD module will automatically recover from the transfer error and be ready for the next transfer. If the endpoint corresponding to the STAT\_RX bit in the USBD\_EPRx register, and the data will not be written into the receive buffer.

The value of ADDRx\_RX determines the starting address of the receive buffer, and COUNTx\_RX determines the size of the receive buffer (expected effective data length + 2-byte CRC). If the length of the received data packet exceeds the range of the buffer, the data beyond the range will not be written into the buffer, the USBD module will report the buffer overflow, send a STALL handshake packet to the host, and set the packet buffer overflow Logo PMAOVR.

If the transfer is completed correctly, the USBD module will send an ACK handshake packet and write the number of valid data bytes in the actual received packet into the COUNTx\_RX register. The values of the USBD\_EPRx registers are updated as follows: the DTOG\_RX bit is toggled, the STAT\_RX bit is '10' (NAK state) to invalidate the endpoint, and the CTR\_RX bit is set. The application needs to identify the USB endpoint that generates the interrupt through the EP\_ID and DIR bits of the USBD\_ISTR register. The interrupt service routine of the CTR\_RX event must first determine the type of transmission according to the SETUP bit, clear the interrupt flag bit at the same time, and then read the COUNTx\_RX register pointed to by the relevant buffer description table entry to obtain the total number of bytes transmitted this time, and process the received data. After processing, the application needs to set the STAT\_RX bit in USBD\_EPRx to '11' (ACK state) to enable the next transmission. When the STAT\_RX bit is '10' (NAK state), any OUT request sent to the endpoint will be NAKed, except for the SETUP request (the protocol specifies that the SETUP request must be received with an ACK handshake). The PC host will continue to resend the NAKed

OUT transaction packet until it receives the endpoint's ACK handshake packet.

### 4) Control Transfer

The control (SETUP) transfer must occur on endpoint 0, so it is also called endpoint 0-bit control endpoint. The control transfer consists of 3 phases, first the SETUP phase in which the host sends a SETUP transaction, then the data phase in which the host sends zero or more data (IN/OUT transactions), and finally the status phase, consisting of the data phase in the opposite direction. Data transaction composition.

The SETUP transaction is very similar to the transmission process of the OUT transaction, so the control endpoint must check the SETUP bit of the USBD\_EPRx register every time the CTR\_RX interrupt occurs to identify whether it is a normal OUT transaction or a SETUP transaction. When the host sends a SETUP transaction, the USBD module will always reply to the ACK handshake packet and receive it, ignoring the content of STAT\_RX and DTOG\_RX. Then force DTOG\_RX and DTOG\_TX to be set to DATA1 state, and set STAT\_RX and STAT\_TX to '10' (NAK), to ensure that the application can decide whether the subsequent transmission is IN or OUT according to the corresponding data in the SETUP transaction. If subsequent data transmission is rejected or an error occurs, the application can set STAT\_RX or STAT\_TX to '01' and respond to the STALL handshake packet. If the application receives a SETUP transaction and processes it, CTR\_RX remains set at this time, and another SETUP packet is received, the USBD module will discard the SETUP packet and not give any handshake packet response, in order to simulate a reception error, forcing the host to send the SETUP packet again, in order to avoid losing another SETUP transaction transmission immediately following a CTR\_RX interrupt.

During the status phase of a control transfer, if an OUT transaction sent by the host to the device is being performed, then the STATUS\_OUT bit (EP\_KIND in the USBD\_EPRx register) should be set, only then if a non-zero length of the transfer is received during the status phase data packets, will generate transmission errors. After completing the status phase transfer, the application should clear the STATUS\_OUT bit, and set STAT\_RX to ACK to indicate that it is ready to receive a new command request, and set STAT\_TX to NAK to not accept any data upload requests.

### 21.2.3 Dual buffer mechanism

In the USB protocol standard, the application description of different data transmission methods is carried out. Among them, bulk transfer is suitable for bulk data transfer between the USB host and the device, and the host uses as much bandwidth as possible to perform bulk transfer within the frame time. However, this transmission needs to ensure the correctness and integrity of the data, so the transmission includes the sequence of token packets, data packets, and handshake packets. Synchronous transmission is suitable for transmitting data at a constant rate, but has a certain tolerance for errors. It is believed that the transmission can generally be successful. The host has a fixed bandwidth to perform synchronous transmission in each frame time to ensure the transmission rate. Therefore, during transmission Contains token packets, data packets in sequence, without handshake packets to confirm the transmission status and terminate the transmission.

### 21.2.3.1 One-way dual-buffered bulk endpoint

Bulk transmission, in the single buffer mode, when the application process the previous data transmission of the batch endpoint, and receives a new data packet, the USBD module will respond to the NAK handshake packet, so that the PC host will continue to resend the same data packet, Until the application resets the ACK handshake. Such retransmissions take up a lot of bandwidth and affect the rate of bulk transfers. Therefore, the double buffering mechanism is introduced to the bulk endpoint to improve the data transfer rate. In dual

buffering mode, a one-way bulk endpoint has 2 data buffers, that is, the receive buffer and the transmit buffer. The data flip bit (DTOG\_RX or DTOG\_TX) is used to select which one of the 2 buffers is currently used, so that the application can operate on the other buffer while the USBD module accesses one of the buffers. For example, when transferring an OUT transaction to a double-buffered bulk endpoint, the USBD module saves data from the PC host in a buffer while the application can process data in another buffer (for IN transactions, the case it's the same). In this way, the data processing of the application program is completed by using the time of receiving or sending data of the USBD module, and the efficiency of USB transmission and reception is improved. Because 2 buffers are required for a transmission direction, the bulk endpoint that configures the bidirectional buffer must be configured as a unidirectional endpoint, and its USBD\_EPRx register only needs to set the STAT\_RX bit (as a double-buffered bulk receive endpoint) or the STAT\_TX bit (as a double-buffered bulk endpoint). In order to take advantage of double buffering as much as possible and achieve a higher transfer rate, the flow control of the USBD module to handle double buffered bulk endpoints is slightly different from that of other endpoints. It only sets the endpoint to NAK state when there is an access violation in the buffer, rather than setting the endpoint to NAK state after every successful transfer.

The DTOG\_xx bits in the USBD\_EPRx register are used to identify the memory buffers currently used by the USBD module and the application respectively to avoid access conflicts. When configured as a unidirectional send double buffer endpoint, DTOG\_TX identifies the buffer currently used by the USBD module, and DTOG\_RX identifies the buffer currently used by the application; when configured as a unidirectional receive double buffer endpoint, DTOG\_RX identifies the buffer currently used by the USBD module area, and DTOG\_TX identifies the buffer currently used by the application. We named the USBD module using the buffer ID as DTOG and the application using the buffer ID as SW\_BUF. So the double buffered unidirectional bulk endpoint identifier is defined as follows:

Buffer Flag	Transmission endpoint	Reception endpoint			
DTOG	DTOG_TX (USBD_EPRx register bit6)	DTOG_RX (USBD_EPRx register bit14)			
SW_BUF	DTOG_RX (USBD_EPRx register bit14)	DTOG_TX (USBD_EPRx register bit6)			

Table 21-1 Buffer ID

-			21 2 Double outtered outst endpoint	
Endpoint Type	DTOG	SW_BUF	Buffer used by USBD module	Buffer used by application software
	0	1	ADDRx_TX_0/COUNTx_TX_0	ADDRx_TX_1/COUNTx_TX_1
IN	1	0	ADDRx_TX_1/COUNTx_TX_1	ADDRx_TX_0/COUNTx_TX_0
Endpoint	0	0	Set endpoint in NAK state	ADDRx_TX_0/COUNTx_TX_0
	1	1	Set endpoint in NAK state	ADDRx_TX_1/COUNTx_TX_1
	0	1	ADDRx_RX_0/COUNTx_RX_0	ADDRx_RX_1/COUNTx_RX_1
OUT	1	0	ADDRx_RX_1/COUNTx_RX_1	ADDRx_RX_0/COUNTx_RX_0
Endpoint	0	0	Set endpoint in NAK state	ADDRx_RX_0/COUNTx_RX_0
	1	1	Set endpoint in NAK state	ADDRx_RX_1/COUNTx_RX_1

### Table21-2 Double-buffered bulk endpoint buffer

To configure a double-buffered bulk endpoint, the application needs to set the EPTYPE[1:0] bits in the USBD\_EPRx register to '00' and the EP\_KIND bit to '1'. The DTOG and SW\_BUF bits are initialized according to the buffer used at the beginning of the transfer. After each successful transfer, the USBD module will operate according to the flow control of the double-buffered bulk endpoint and will continue

until EP\_KIND becomes invalid. At the end of each transfer, either the CTR\_RX bit or the CTR\_TX bit will be set, depending on the endpoint's transfer direction. At the same time, the hardware will set the corresponding DTOG\_xx bit (flip) and implement buffer exchange. If there is no buffer access conflict between the USBD module and the application (i.e. DTOG and SW\_BUF are the same value, see Table 154), then Holds the status value of the STAT\_xx bits, otherwise it will be set to '10' (NAK status). So after the application accesses the buffer, it needs to flip the SW\_BUF bit to notify the USB module that the block buffer has become available.

### 21.2.3.2 Sync Endpoint

Isochronous transmission is generally used to transmit audio streams, compressed video streams, and other data that have strict requirements on data transmission rates. The endpoint that performs the isochronous transfer is the isochronous endpoint. The USB host will allocate a fixed bandwidth to the synchronous endpoint for IN transaction or OUT transaction transmission in each frame time, and there is no retransmission mechanism, no handshake protocol, and the PID of the transmitted data packet is fixed as DATA0, and DATA0 and DATA1 will not appear. Data rollover mechanism (appears in control/bulk/interrupt transfers).

Because there is no handshake mechanism in synchronous transmission, the STAT\_RX bit and STAT\_TX bit in the USBD\_EPRx register can only be set to '00' (transmission disabled) and '11' (running transmission), respectively. Isochronous transfers use a double buffering mechanism to simplify the software process. It also uses 2 buffers to ensure that while the USB module is using one of the buffers, the application can access the other. Different from the double-buffering mechanism of one-way batch endpoints, synchronous endpoints have fixed time intervals and fault tolerance for transmission in the USB standard, so the USBD module does not judge the conflict with the application buffer, and only uses the DTOG bit to identify its current status. The buffer used (DTOG\_RX bits in the USBD\_EPRx register are used to identify the receive sync endpoint, and DTOG TX bits are used to identify the transmit sync endpoint).

Endpoint Type	DTOG	Buffer used by USBD module	Buffer used by application software		
IN	0	ADDRx_TX_0/COUNTx_TX_0	ADDRx_TX_1/COUNTx_TX_1		
endpoint	1	ADDRx_TX_1/COUNTx_TX_1	ADDRx_TX_0/COUNTx_TX_0		
OUT	0	ADDRx_RX_0/COUNTx_RX_0	ADDRx_RX_1/COUNTx_RX_1		
endpoint	1	ADDRx_RX_1/COUNTx_RX_1	ADDRx_RX_0/COUNTx_RX_0		

Table 21-3 Sync endpoint buffer ID

To configure a synchronous endpoint, the application needs to set the EPTYPE[1:0] bits in the USBD\_EPRx register to '10'. The DTOG bits are initialized according to the buffer used at the beginning of the transfer. After each successful transfer, either the CTR\_RX bit or the CTR\_TX bit will be set, depending on the endpoint's transfer direction. At the same time, the hardware will set the corresponding DTOG\_xx bits (flipped) to implement the buffer swap, but will not change the expected or sent packet PID (fixed to DATA0). The STAT\_RX or STAT\_TX bits do not change. In synchronous transmission, even if a CRC error or buffer overflow occurs in the OUT transaction, the transmission is still considered correct, and the CTR\_RX interrupt event can be triggered. However, when a CRC error occurs, the hardware will set the ERR bit of the USB ISTR register to remind the application Program data may be corrupted.

### 21.2.4 Suspend/Wake process

A bus state is defined in the USB standard - the bus is suspended. If the USB bus does not have any activity within 3ms, it enters the suspended state. In this state, the current provided on the USB bus will be reduced (low-speed devices generally do not exceed 500uA, and high-speed devices or devices that support remote wake-up function generally do not exceed 2.5mA). This current limit is critical for bus-powered USB devices, while self-powered devices do not need to strictly adhere to such current consumption limits.

Under normal working conditions, the USB host will send SOF packets at 1ms intervals, so if the USBD module detects 3 consecutive SOF packet loss events, it can determine that the host has issued a suspend request. At this time, it will set the USBD\_ISTR register. The SUSP bit, if enabled, also triggers pending interrupts. The USBD module will continuously detect the suspend state of the bus and update the SUSP bit (clearing the SUSP bit flag will still be set again by hardware when the bus is in the suspend state). So when the application receives the USB bus suspend event, it needs to perform the following process:

Set the FSUSP bit in the USBD\_CNTR register to 1 to shield the hardware suspend state detection and prevent the suspend event from being triggered continuously.

Eliminate or reduce quiescent current consumption of modules other than the USBD module.

Set the LPMODE bit in the USBD\_CNTR register to 1 to put the USBD module in a low-power operating state, but still detect the bus wake-up signal.

The external oscillator and PLL can optionally be turned off to stop any activity on the device.

A USB device or host in a suspend state will be woken up by a "wake up" sequence. The so-called "wake-up" sequence can be initiated by the USB host to wake up the suspended USB device, or it can be triggered by the USB device to wake up the suspended USB host, but the "wake-up" sequence is finally ended by the USB host. In addition, as a suspended USB device, it needs to be able to detect the function of the RESET signal (bus reset) and perform it as a normal reset operation.

After the suspended USBD module receives the wake-up signal, it will trigger a WKUP interrupt event (channel 42), and set the WKUP bit in the USBD\_ISTR register to 1 to automatically clear the LPMODE bit. When the application receives the USB wakeup event, it needs to perform the following process:

Clear the FSUSP bit in the USBD\_CNTR register and restart the suspend state detection function of the USB bus;

The external oscillator and PLL can be optionally activated.

Query the RXDP and RXDM bits of the USBD\_FNR register to determine what triggers the wake-up event and execute the corresponding software operation.

The USBD module can issue a wake-up sequence to wake up a suspended USB host. In this case, first set the RESUME bit in the USBD\_CNTR register to 1, and then clear it to 0 between 1ms-15ms to start the wake-up sequence. After the RESUME bit is cleared, the wake-up process will be done by the host PC (this sequence will continue after the USB host wakes up to wake up other mounted USB devices). The application can query the RXDP and RXDM bits of the USBD\_FNR register to determine whether the wake-up is complete.

Note: The RESUME bit can only be set when the USBD module is set to suspend state (set the FSUSP bit in the USB\_CNTR register to '1').

RXDP	RXDM	Condition	USB bus status
0	0	>10ms	bus reset
0	1	>1ms (full speed device)	Wake up sequence begins
0	1	>3ms (low speed device)	Suspended state
1	0	>3ms (full speed device)	Suspended state
1	0	>1ms (low speed device)	Wake up sequence begins
1	1	-	Bus error (or disturbance)

## 21.3 Register description

The USBD module has the following 3 types of registers:

- Common registers: USBD module control, interrupt related, base address 0x40005C00.
- Endpoint-specific registers: related to endpoint configuration, transmit/receive status, base address 0x40005C00.
- Buffer description register: related to the data transmit/receive buffer, the base address is 0x40006000.

Name Access address		Description	Reset value
R16_USBD_CNTR	0x40005C40	USB control register	0x0003
R16_USBD_ISTR	0x40005C44	USB interrupt status register	0x0000
R16_USBD_FNR	0x40005C48	USB frame number register	Х
R16_USBD_DADDR	0x40005C4C	USB device address register	0x0000
R16_USBD_BTABLE	0x40005C50	USB packet buffer description table address register	0x0000

Table 21-5 USBD common registers

### Table 21-6 USBD endpoint-specific registers

Name	Access address	Description	Reset value
R16_USBD_EPR0	0x40005C00	USB endpoint configuration register0	0x0000
R16_USBD_EPR1	0x40005C04	USB endpoint configuration register1	0x0000
R16_USBD_EPR2	0x40005C08	USB endpoint configuration register2	0x0000
R16_USBD_EPR3	0x40005C0C	USB endpoint configuration register3	0x0000
R16_USBD_EPR4	0x40005C10	USB endpoint configuration register4	0x0000
R16_USBD_EPR5	0x40005C14	USB endpoint configuration register5	0x0000
R16_USBD_EPR6	0x40005C18	USB endpoint configuration register6	0x0000
R16_USBD_EPR7	0x40005C1C	USB endpoint configuration register7	0x0000

### Table 21-7 USBD buffer description registers

Name	Access address	Description	Reset value
R16_USBD_ADDR0_TX	0x40006000+[USBD_BTABLE]	Endpoint transmit buffer address register 0	0x0000
R16_USBD_COUNT0_TX	0x40006004+[USBD_BTABLE]	Endpoint transmit byte count register0	0x0000
R16_USBD_ADDR0_RX	0x40006008+[USBD_BTABLE]	Endpoint receive buffer address	0x0000

		register0	
R16_USBD_COUNT0_RX	0x4000600C+[USBD_BTABLE]	Endpoint Received Data Bytes Register 0	0x0000
R16_USBD_ADDR1_TX	0x40006010+[USBD_BTABLE]	Endpoint transmit buffer address register1	0x0000
R16_USBD_COUNT1_TX	0x40006014+[USBD_BTABLE]	Endpoint transmit byte count register1	0x0000
R16_USBD_ADDR1_RX	0x40006018+[USBD_BTABLE]	Endpoint receive buffer address register1	0x0000
R16_USBD_COUNT1_RX	0x4000601C+[USBD_BTABLE]	Endpoint receive byte count register1	0x0000
R16_USBD_ADDR2_TX	0x40006020+[USBD_BTABLE]	Endpoint transmit buffer address register2	0x0000
R16_USBD_COUNT2_TX	0x40006024+[USBD_BTABLE]	Endpoint transmit byte count register2	0x0000
R16_USBD_ADDR2_RX	0x40006028+[USBD_BTABLE]	Endpoint receive buffer address register2	0x0000
R16_USBD_COUNT2_RX	0x4000602C+[USBD_BTABLE]	Endpoint receive byte count register2	0x0000
R16_USBD_ADDR3_TX	0x40006030+[USBD_BTABLE]	Endpoint transmit buffer address register3	0x0000
R16_USBD_COUNT3_TX	0x40006034+[USBD_BTABLE]	Endpoint transmit byte count register3	0x0000
R16_USBD_ADDR3_RX	0x40006038+[USBD_BTABLE]	Endpoint receive buffer address register3	0x0000
R16_USBD_COUNT3_RX	0x4000603C+[USBD_BTABLE]	Endpoint receive byte count register3	0x0000
R16_USBD_ADDR4_TX	0x40006040+[USBD_BTABLE]	Endpoint transmit buffer address register4	0x0000
R16_USBD_COUNT4_TX	0x40006044+[USBD_BTABLE]	Endpoint transmit byte count register4	0x0000
R16_USBD_ADDR4_RX	0x40006048+[USBD_BTABLE]	Endpoint receive buffer address register4	0x0000
R16_USBD_COUNT4_RX	0x4000604C+[USBD_BTABLE]	Endpoint receive byte count register4	0x0000
R16_USBD_ADDR5_TX	0x40006050+[USBD_BTABLE]	Endpoint transmit buffer address register5	0x0000
R16_USBD_COUNT5_TX	0x40006054+[USBD_BTABLE]	Endpoint transmit byte count register 5	0x0000
R16_USBD_ADDR5_RX	0x40006058+[USBD_BTABLE]	Endpoint receive buffer address register5	0x0000
R16_USBD_COUNT5_RX	0x4000605C+[USBD_BTABLE]	Endpoint receive byte countregister5	0x0000
R16_USBD_ADDR6_TX	0x40006060+[USBD_BTABLE]	Endpoint transmit buffer address register6	0x0000

R16_USBD_COUNT6_TX	0x40006064+[USBD_BTABLE]	Endpoint transmit byte count register6	0x0000
R16_USBD_ADDR6_RX	0x40006068+[USBD_BTABLE]	Endpoint receive buffer address register6	0x0000
R16_USBD_COUNT6_RX	0x4000606C+[USBD_BTABLE]	Endpoint receive byte count register6	0x0000
R16_USBD_ADDR7_TX	0x40006070+[USBD_BTABLE]	Endpoint transmit buffer address register7	0x0000
R16_USBD_COUNT7_TX	0x40006074+[USBD_BTABLE]	Endpoint transmit byte countregister7	0x0000
R16_USBD_ADDR7_RX	0x40006078+[USBD_BTABLE]	Endpoint receive buffer address register7	0x0000
R16_USBD_COUNT7_RX	0x4000607C+[USBD_BTABLE]	Endpoint receive byte count register7	0x0000

Note: The above buffer description class registers and endpoint configuration registers are used correspondingly. For example: USB endpoint configuration register 0 corresponds to endpoint sending buffer address register 0, endpoint sending data byte count register 0, endpoint receiving buffer address register 0, endpoint receiving data byte count register 0.

### 21.3.1 USB control register (USBD\_CNTR)

Offset address: (	)x40
-------------------	------

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
•	CTR M	PMA OVR M	ERR M	WKU PM	SUSP M	RESET M	SOF M	ESOF M	Ι	Reserve	d	RESU ME	FSUS P	LP MOD E	Reser ved	FRES

Bit	Name	Access	Description		
			Correct transmission of interrupt enable bit:		
			1: Enable the correct transmission (CTR) interrupt, and		
15	CTRM	RW	generate an interrupt when the corresponding bit of the	0	
			interrupt register is set to 1;		
			0: Correct transfer (CTR) interrupt is disabled.		
			Packet buffer overflow interrupt enable bit:		
	PMAOVRM	RW	1: Enable PMAOVR interrupt and generate an interrupt		
14			when the corresponding bit of the interrupt register is set	0	
			to 1;		
			0: Disable PMAOVR interrupt.		
	ERRM		Error interrupt enable bit:		
13		RW	1: Enable error interrupt, and generate an interrupt when	0	
15			the corresponding bit of the interrupt register is set to 1;	0	
			0: Disable error interrupt.		
			Wake-up interrupt enable bit:		
12	WKUPM	RW	1: Enable wake-up interrupt and generate an interrupt		
12			when the corresponding bit of the interrupt register is set	0	
			to 1;		

			0: Disable wake-up interrupt.	
			Pending interrupt enable bit:	
			1: Enable suspend (SUSP) interrupt, and generate an	
11	SUSPM	RW	interrupt when the corresponding bit of the interrupt	0
			register is set to 1;	
			0: Suspend (SUSP) interrupt disabled.	
			USB reset (bus reset or forced reset) interrupt enable bit:	
			1: Enable the USB reset interrupt, and generate an	
10	RESETM	RW	interrupt when the corresponding bit of the interrupt	0
			register is set to 1;	
			0: Disable USB reset interrupt.	
			Start of Frame (SOF) interrupt enable bit:	
9	SOFM	RW	1: Enable SOF interrupt and generate an interrupt when	0
-			the corresponding bit of the interrupt register is set to 1;	0
			0: Disable SOF interrupt.	
			Time frame first missing interrupt enable bit:	
2			1: Enable the ESOF interrupt, and generate an interrupt	0
8	ESOFM	RW	when the corresponding bit of the interrupt register is set	0
[7, 6]		DO	0: Disable ESOF interrupt.	0
[7:5]	Reserved	RO	Reserved	0
			Wakeup request control bit:	
			1: output wake-up signal; 0: idle state.	
4	RESUME	RW	According to the USB protocol, if this bit remains valid	0
+	RESONE	ĸw	within 1ms to 15ms, the host will wake up the USBD	0
			module.	
			<i>Note: This bit can only be set when the FSUSP bit is 1.</i>	
			Mask suspend detection control bit:	
			1: Mask bus suspend state detection. At this time, the	
			clock and static power consumption of the USB analog	
			transceiver are still maintained. If you need to enter a	
			low-power state (bus-powered device), you need to set	
3	FSUSP	RW	FSUSP first and then set LPMODE.	0
			0: Enable bus pending state detection.	
			Note: When there is no data communication (including	
			SOF) on the USB bus for 3ms, the SUSP interrupt will be	
			triggered. At this time, the software must set this bit,	
			otherwise the SUSP interrupt will always be triggered.	
			Low power mode control bit:	
			This mode is used to reduce power consumption in USB	
			suspend state. In this mode, except for the power supply	
2	LPMODE	RW	of the external pull-up resistor, other static power	0
			consumption is turned off, and the system clock will be	
			stopped or reduced to a certain frequency to reduce power	
			consumption. Activity on the USB bus (wakeup event)	

			will clear this bit (can also be cleared by software).	
			1: low power mode;	
			0: Not in low power mode.	
1	Reserved	RO	Reserved	1
0	FRES	RW	Force USB reset control bit: 1: Forcibly reset the USBD module. The USBD module will remain in reset until software clears this bit. If the USB reset interrupt is enabled, a reset interrupt will be generated; 0: Clear USB reset.	1

# 21.3.2 USB interrupt status register (USBD\_ISTR)

Offset address: 0x44

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CTR	PMAO VR	ERR	WKU P	SUSP	RESET	SOF	ESOF	ŀ	Reserve	d	DIR		EP_II	<b>D</b> [3:0]	

Bit	Name	Access	Description	Reset value
15	CTR	R0	Correct transmission status indication. This bit is set by hardware after the endpoint has correctly completed a data transfer. The application can identify which endpoint completed the correct data transfer through the DIR and EP_ID bits.	0
14	PMAOVR	RW0	Packet buffer overflow flag. This bit is set by hardware when the microcontroller has not responded to a request to access the USB packet buffer for an extended period of time. The USBD module usually sets this bit when an ACK handshake packet is not sent during reception, or a bit stuffing error occurs during transmission, in both cases the host will require data retransmission. PMAOVR interrupts are not generated during normal data transfers. Since the failed transmission will be retransmitted by the host, the application can accelerate other operations of the device in this interrupted service routine and prepare for retransmission. But this interrupt will not be generated in isochronous transmission) so data may be lost. This bit is readable, write 0 to clear, write 1 to have no effect.	0
13	ERR	RW0	Error flag, this bit is set by hardware when the following errors occur: NANS: No response. The host's reply timed out. CRC: Checksum error. There is an error in the CRC check	0

			in the USB packet. BST: Bit stuffing error. A bit stuffing error was detected in the USB data bits. FVIO: Frame format error. Received non-standard frame (like EOP at wrong moment, wrong token, etc.). USB applications can usually ignore these errors because both the USBD module and the host initiate a retransmission mechanism when an error occurs. The interrupt generated by this bit can be used in the development phase of the application program, and can be used to monitor the transmission quality of the USB bus and identify possible errors that may occur to the user (loose connection cable, severe environmental interference, damaged USB cable, etc.). This bit is readable, write 0 to clear, write 1 to have no effect.	
12	WKUP	RW0	Wake-up signal flag: When the USBD module is in suspend state, this bit will be set by hardware if a wake-up signal is detected. At this time, the LP_MODE bit of the CTLR register will be cleared to 0, and the FSUSP bit needs to be cleared by software to enable the suspension detection. At the same time USB_WAKEUP is activated, notifying other parts of the device (such as the wake-up unit) that the wake-up process will begin. This bit is readable, write 0 to clear, write 1 to have no effect.	0
11	SUSP	RW0	Bus suspend flag: This bit is set by hardware when there is no signal transmission on the USB line for more than 3ms. After the USB reset (bus reset or forced reset) is cancelled, the hardware immediately enables the detection of the suspend signal, but in the suspend mode (FSUSP=1) the hardware will not detect the suspend signal again until the wake-up process ends. This bit is readable, write 0 to clear, write 1 to have no effect.	0
10	RESET	RW0	USB reset (bus reset or forced reset) flag: This bit is set by hardware when the USBD module detects an edge of the USB bus reset signal or a forced reset state. At this time, the USBD module will reset the internal protocol state machine and respond by triggering a reset interrupt when the interrupt is enabled. The transmit and receive parts of the USBD module will be disabled until this bit is cleared. All configuration registers are not reset unless they are cleared by the	0

			application. This is used to ensure that the USB transfer can be performed correctly immediately after the reset is reversed. However, the device's address and endpoint registers are reset by a USB reset. This bit is readable, write 0 to clear, write 1 to have no effect.	
9	SOF	RW0	Start of Frame (SOF) flag: This bit is set by hardware when the USBD module detects a SOF packet on the bus. The interrupt service routine can complete the 1ms synchronization with the host by detecting the SOF event, and correctly read the updated content of the register when it receives the SOF (this function is very meaningful during synchronous transmission). This bit is readable, write 0 to clear, write 1 to have no effect.	0
8	ESOF	RW0	Timing start of frame (ESOF) loss flag: This bit is set by hardware when the USBD module does not receive the SOF packet on time. The host should send a SOF packet every millisecond, but if the USBD module does not receive it, the suspend timer will trigger this interrupt. If the ESOF interrupt occurs 3 times in a row, that is, the SOF packet is not received 3 times in a row, a SUSP interrupt will be generated. This bit is readable, write 0 to clear, write 1 to have no effect.	0
[7:5]	Reserved	RO	Reserved	0
4	DIR	RO	Transaction data transfer direction. This bit is written by hardware according to the transfer direction after completing the data transfer and generating an interrupt. If DIR=0, the CTR_TX bit of the corresponding endpoint is set, marking the completion of an IN transaction (data transfer from the USBD module to the PC host). If DIR=1, the CTR_RX bit of the corresponding endpoint is set, marking the completion of an OUT transaction (data transfer from the PC host to the USBD module). If the CTR_TX bit is also set at the same time, it indicates that there are both pending OUT and IN transactions. The application can use this information to access the operation corresponding to the USBD_EPnR bit, which indicates the information of the pending interrupt transfer direction.	0
[3:0]	EP_ID	RO	Endpoint number. These bits are written by hardware according to the endpoint number requested to be interrupted after the USBD module completes the data transfer and generates	0

an interrupt. If there are multiple endpoint request
interrupts at the same time, the hardware writes the
endpoint number with the highest priority. The priorities
of endpoints are defined as follows: isochronous and
double-buffered bulk endpoints have high priority, other
endpoints have low priority. If multiple endpoints of the
same priority request an interrupt, the priority is
determined according to the endpoint number, that is,
endpoint 0 has the highest priority, and the smaller the
endpoint number, the higher the priority.
The application can process the interrupt request of the
endpoint sequentially through the above-mentioned
priority policy.

# **21.3.3 USB frame number register (USBD\_FNR)** Offset address: 0x48

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RXD P	RXD M	LCK	LSOF	F[1:0]			-	-	F	- FN[10:0	)]	-	-	-	-

Bit	Name	Access	Description	Reset value
15	RXDP	RO	D+ data line level status.	0
14	RXDM	RO	D-Data line level state.	0
13	LCK	RO	SOF packet count stop lock bit. The USBD module will detect SOF packets after the reset or wake-up sequence, if at least 2 SOF packets are detected consecutively, the hardware will set this bit. Once this bit is locked, the frame counter will stop counting and will not resume counting until the USBD module is reset or the bus is suspended.	0
[12:11]	LSOF	RO	Frame loss flag bit. When an ESOF event occurs, the hardware will write the number of lost SOF packets to this field. If the SOF packet is received again, this field is cleared.	Х
[10:0]	FN	RO	frame number. This field is the 11-bit frame number in the most recently received SOF packet. Every time the host sends a frame, the frame number will be incremented by itself, which is very meaningful for synchronous transmission. This field is updated when a SOF outage occurs.	

# 21.3.4 USB device address register (USBD\_DADDR)

Offset Address: 0x4C

CH32FV2x	V3x	Reference	Manual

324

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-		Rese	erved			-	EF		-	A	.DD[6:	0]	-	-

Bit	Name	Access	Description	Reset value
[15:8]	Reserved	RO	Reserved	0
7	EF	RW	USB function enable bit. This bit is set by the application when the USB device function needs to be enabled. If this bit is 0, the USBD module will stop working, ignore the settings of all registers, and will not respond to any USB communication. 1: Enable USB device function; 0: Stop the USB device function.	
[6:0]	ADD	RW	USB device address. This field is the address value that the USB host assigns to the USB device during enumeration. The address value and the EA bit must match the address information in the USB token packet in order to perform correct USB transmission at the specified endpoint.	0

# 21.3.5 USB packet buffer description table address register (USBD\_BTABLE)

Offset address: 0x4C

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					BLA		[5:3]						F	leserve	ed

Bit	Name	Access	Description	Reset value
[15:3]	BLABLE	RW	<b>B</b> uffer table. This domain is the base address of the packet buffer description table. The packet buffer description table is used to indicate the address and size of the packet buffer of each endpoint, aligned by 8 bytes (that is, the lowest 3 bits are 000). At the beginning of each transmission, the USBD module reads the packet buffer description table corresponding to the corresponding endpoint to obtain the buffer address and size information.	
[2:0]	Reserved	RO	Reserved	0

### **21.3.6 USB endpoint configuration register (USBD\_EPRx) (x=0/1/2/3/4/5/6/7)** Offset address: 0x00-0x1C

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CTR _RX	DTO G _RX	STAT [1	Г_RX :0]	STEU P	EPTY [1:(	7PE )]	EP _KIN D	CTR _TX	DTO G _TX	STAT [1:			EA[	3:0]	

Bit	Name	Access	Description	Reset value
15	CTR_RX	RW0	Correct reception flag (OUT/SETUP). This bit is set by hardware when an OUT or SETUP transaction is correctly received (an ACK is sent). If the CTRM bit is set, the corresponding interrupt will be generated and the application needs to clear this bit after handling the event. Whether an OUT transaction or a SETUP transaction was received can be determined by the SETUP bits below. This bit is readable, write 0 to clear, write 1 to have no effect. Note: This bit is not set for transactions acknowledged with NAK or STALL or for erroneous transfers.	0
14	DTOG_RX	RW1T	Expect the next received packet PID (OUT/SETUP), hardware settings: 1: expect DATA1; 0: DATA0 is expected. For asynchronous endpoints, after receiving the correct PID packet, the USBD module sends an ACK handshake packet, and the hardware automatically flips this bit. For control endpoints, the hardware sets (DATA1) after receiving the correct SETUP packet. For endpoints with double-buffering attributes, in addition to automatically flipping this bit to indicate the expected packet PID, the hardware also supports the exchange of double-buffering according to this bit identification (please refer to the description of the double-buffering mechanism). For synchronous endpoints, the hardware does not judge the PID of the data packet, and only supports the exchange of double buffers through this bit identification. This bit is readable, writing 0 is invalid, and writing 1 flips. Note: The application can initialize this bit, or toggle this bit for special purposes.	0
[13:12]	STAT_RX	RW1T	Status bits indicating data reception (in OUT/SETUP transactions): 00: DISABLED, the endpoint ignores all receive requests and does not respond; 01: STALL, the endpoint responds to the request with a STALL packet; 10: NAK, the endpoint responds to the receive request with a NAK packet; 11: ACK, the endpoint responds to the receive request with an ACK packet.	0

8	EP_KIND	RW	Endpoint special type control bits (used with EP_TYPE):         EPTYPE[1:0]       EP_KIND         BULK       DBL_BUF: Enable double buffering.	0
[10:9]	EPTYPE	RW	Transport Endpoint Type: 00: BULK, bulk endpoint; 01: CONTROL, control endpoint; 10: ISO, sync endpoint; 11: INTERRUPT, interrupt endpoint. Only control endpoints will have SETUP transfers, other types of endpoints ignore such transfers. SETUP transmission cannot respond with NAK or STALL packet. If the control endpoint is in NAK state when receiving the SETUP packet, the USBD module will not respond to the request, and a reception error will occur. If the control endpoint is in the STALL state, the SETUP packet will be received correctly, the data will be transmitted correctly, and an interrupt will be generated for the completion of the correct transmission. The OUT packet of the control endpoint is handled in the same way as a normal endpoint. Bulk endpoints and interrupt endpoints are handled in a very similar way, with the only difference being the handling of the EP_KIND bit.	0
11	STEUP	RO	<ul> <li>SETUP transaction transfer completion flag bit:</li> <li>1: It is a SETUP transaction and received correctly (send ACK response);</li> <li>0: Non-SETUP transaction.</li> <li>Note: Hardware will only modify this bit when CTR_RX=0.</li> </ul>	0
			<ul> <li>When a correct OUT or SETUP data transfer is completed (CTR_RX=1), the hardware will automatically set this bit to the NAK state, so that the application has enough time to process and respond to the next transaction.</li> <li>For double-buffered bulk endpoints, due to the use of a special transfer flow control policy, the transfer state is controlled according to the buffer state used (see Double-buffered endpoints).</li> <li>For isochronous endpoints, hardware will not set this bit after a proper transfer since the endpoint state can only be active or disabled.</li> <li>If this field is set to STALL or NAK, the action that the USBD module responds to is undefined.</li> <li>This field is readable, writing 0 to the bit is invalid, and writing 1 to flip it.</li> <li>Note: The application program can initialize the field bits.</li> </ul>	

				STATUS OUT: Control the data	
			CONTROL	packet length judgment in the	
				transmission status stage.	
			ISO	5	
			ISO	Unused.	
			INTERRUTP	Unused.	
			—	ing this bit enables double buffering of	
			bulk endpoints.		
			_	Setting this bit indicates that the USB	
			-	the host to send the status phase	
				e control transfer. At this time, the device	
			-	STALL handshake packet for any data	
			-	ngth is not 0. (This feature is only used	
			-	bints and is useful for providing detection	
				er errors.) If the STATUS_OUT bit is	
			cleared, an OU	T transaction in the status phase can	
			contain data of a	ny length.	
			Correct transmit		
			This bit is set by	hardware when a correct IN transaction	
			(ACK received)	is complete. If the CTRM bit has been	
			set, the correspon	nding interrupt will be generated, and the	
			application need	s to clear this bit after processing the	
7	CTD TV	DWO	event. At the end	l of the IN packet, this bit will not be set	0
/	CTR_TX	RW0	if the host respo	nds with a NAK or STALL because the	0
			data transfer was	unsuccessful.	
			This bit is reada	ble, write 0 to clear, write 1 to have no	
			effect.		
			Note: This bit is	not set if the host responds with a NAK	
			or STALL.		
			Packet PID(IN) t	o send, hardware setting:	
			1: send DATA1;		
			0: Send DATA0.		
			For asynchronou	s endpoints, after sending the correct PID	
			packet, if the US	BD module receives the ACK handshake	
			packet from the h	nost, the hardware automatically flips this	
			bit.		
			For control endp	points, the hardware sets (DATA1) after	
6	DTOG_TX	RW1T	receiving the cor	rect SETUP packet.	0
			For endpoints wi	th double-buffering attributes, in addition	
			to automatically	flipping this bit to indicate the PID of the	
			-	the hardware also supports the exchange	
			-	ing according to this bit identification	
				the description of the double-buffering	
			mechanism).		
			· · · · · · · · · · · · · · · · · · ·	s endpoints, the hardware forces the	
				the data packet DATA0, and this bit	
L	L	L		1	

			indicates that the exchange of double buffers is supported.	
			This bit is readable, writing 0 is invalid, and writing 1	
			flips.	
			<i>Note: The application can initialize this bit, or toggle this</i>	
			bit for special purposes.	
			Status bits of the transmitted data (in the IN transaction):	
			00: DISABLED, the endpoint ignores all sending requests	
			and does not respond;	
			01: STALL, the endpoint responds to the host IN request	
			with a STALL packet;	
			10: NAK, the endpoint responds to the host IN request	
			with a NAK packet;	
			11: ACK, the endpoint can send data.	
			When an IN transaction data transmission is completed	
			correctly (CTR_TX=1), the hardware will automatically	
			set this bit to NAK state to ensure that the application has	
			enough time to process and respond to the next	
[5:4]	STAT_TX	RW1T	transaction transmission.	0
			For double-buffered bulk endpoints, due to the use of a	
			special transfer flow control policy, the transfer state is	
			controlled according to the buffer state used (see	
			Double-buffered endpoints).	
			For isochronous endpoints, hardware will not set this bit	
			after a proper transfer since the endpoint state can only be	
			active or disabled.	
			If this field is set to STALL or NAK, the operation that	
			the USBD module responds to is undefined.	
			This field is readable, writing 0 to the bit is invalid, and	
			writing 1 to flip it.	
			Note: The application program can initialize the field bits.	
50.03			Endpoint address domain (set the endpoint number):	0
[3:0]	EA	RW	The application program sets an endpoint address for this	0
			endpoint configuration register.	

# **21.3.7 Endpoint transmit buffer address register (USBD\_ADDRx\_TX) (x=0/1/2/3/4/5/6/7)** Offset address: [USBD\_BTABLE] + x\*16

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				-		ADDI	Rx_TX	[15:1]			-	-	-		-

Bit	Name	Access	Description	Reset value
[15:1]	ADDRx_TX	RW	Start address of the data buffer to be sent (in an IN transaction).	0
0	-	RZ	The address of the buffer must be 2-byte aligned, so this bit must be 0.	0

#### **21.3.8 Endpoint transmit byte count register (USBD\_COUNTx\_TX) (x=0/1/2/3/4/5/6/7)** Offset address: [USBD\_BTABLE] + x\*16 + 4

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		Res	erved						CC	DUNTx	_TX[9	9:0]			

	Bit	Name	Access	Description	Reset value
ſ	[15:10]	Reserved	RO	Reserve.	0
	[9:0]	COUNTx_TX	RW	The number of bytes of data length to be sent (in an IN transaction).	0

*Note:* There are 2 USBD\_ADDRx\_TX registers and 2 USB\_COUNTx\_TX registers for double buffer and synchronous IN endpoints: USBD\_ADDRx\_TX\_1 and USBD\_ADDRx\_TX\_0, USB\_COUNTx\_TX\_1 and USB\_COUNTx\_TX\_0 respectively, the contents are as follows:

USBD\_ADDRx\_TX is mapped to USBD\_ADDRx\_TX\_0

USBD\_ADDRx\_RX is mapped to USBD\_ADDRx\_TX\_1

USBD\_COUNTx\_TX is mapped to USB\_COUNTx\_TX\_0

USBD\_COUNTx\_RX is mapped to USB\_COUNTx\_TX\_1

### 21.3.9 Endpoint receive buffer address register (USBD\_ADDRx\_RX) (x=0/1/2/3/4/5/6/7)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						ADDI	Rx_RX	[15:1]							-

Bit	Name	Access	Description	Reset value
[15:1]	ADDRx_RX	RW	Start address of the data buffer to be received (in an OUT or SETUP transaction).	0
0	-	RZ	The address of the buffer must be 2-byte aligned, so this bit must be 0.	0

# 21.3.10 Endpoint receive byte count register (USBD\_COUNTx\_RX) (x=0/1/2/3/4/5/6/7)

Offset address: [USBD\_BTABLE] + x\*16 + 4

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BLSIZ E		NUM	I_BLOC	CK[4:0]					CC	DUNTX	_RX[9	:0]			

Bit	Name	Access	Description	Reset value
15	BLSIZE	RW	Memory block size: 1: The block size is 2 bytes, used with NUM_BLOCK, the receive buffer range can be allocated 2-62 bytes; 0: The block size is 32 bytes. When used with	0

329

			NUM_BLOCK, the receive buffer range can be allocated	
			from 32 to 512 bytes.	
[14:10]	NUM_BLOCK	RW	The number of memory blocks.	0
[9:0]	COUNTx_RX RC	PO	The number of bytes of data length actually received by	v
[9.0]		ĸo	the endpoint (in an OUT or SETUP transaction).	Λ

Note: There are 2 USBD\_ADDRx\_RX registers and 2 USB\_COUNTx\_RX registers for double buffer and synchronous IN endpoints: USBD\_ADDRx\_RX\_1 and USBD\_ADDRx\_RX\_0, USB\_COUNTx\_RX\_1 and USB\_COUNTx\_RX\_0 respectively, the contents are as follows:

USBD\_ADDRx\_TX is mapped to USBD\_ADDRx\_RX\_0 USBD\_ADDRx\_RX is mapped to USBD\_ADDRx\_RX\_1 USBD\_COUNTx\_TX is mapped to USB\_COUNTx\_RX\_0 USBD\_COUNTx\_RX is mapped to USB\_COUNTx\_RX\_1

The upper 6 bits of the USBD\_COUNTx\_RX register define the size of the receive packet buffer so that the USBD module can detect the overflow boundary of the buffer. The size of the buffer can be expressed according to the parameter maxPacketSize in the endpoint descriptor during the device enumeration process.

	Table 20-8 Buffer size definition				
NUM DI OCV[4.0]	Receive Buffer Limit Size				
NUM_BLOCK[4:0]	BLSIZE = 0	BLSIZE = 1			
00000	not allowed	32 bytes			
00001	2 bytes	64 bytes			
00010	4 bytes	96 bytes			
00011	6 bytes	128 bytes			
01111	30 bytes	512 bytes			
10000	32 bytes	Reserved			
11110	60 bytes	Reserved			
11111	62 bytes	Reserved			

T 11	<b>AO</b>	D 00	•	1 0
Table	711_X	Butter	C170	definition
raute	20-0	Dune	SILC	ucinition

# Chapter 22 USB host/device controller (USBHD)

The module descriptions in this chapter are applicable to some products of the CH32F2x, CH32V2x and CH32V3x microcontroller series.

# 22.1 USB controller introduction

Embedded USB2.0 controller and USB-PHY, with dual roles of host controller and USB device controller. When used as a host controller, it supports low-speed, full-speed and high-speed USB devices/HUBs. When used as a device controller, it can be flexibly set to low-speed, full-speed or high-speed mode to suit various applications.

USB Controller features include:

- Supports USB Host function and USB Device function.
- In the host mode, the downlink port is supported to connect to the high-speed/full-speed HUB.
- In device mode, it supports USB2.0 high speed 480Mbps, full speed 12Mbps or low speed 1.5Mbps.
- Supports USB control transfer, bulk transfer, interrupt transfer and isochronous/real-time transfer.
- Support DMA to directly access the data of each endpoint buffer.
- Support suspend, wake up/remote wake up.
- Endpoint 0 supports data packets with a maximum size of 64 bytes. Except for device endpoint 0, other endpoints support data packets with a maximum size of 1024 bytes, and all support double buffering.

# 22.2 Register description

The USB related registers are divided into 3 parts, and some registers are multiplexed in the host and device modes.

- USB global registers
- USB device control registers
- USB host control registers

#### 22.2.1 Global register description

Table 22-1 USBHD related registers

Name	Access address	Description	Reset value
R8_USB_CTRL	0x40023400	USB control register	0x06
R8_USB_INT_EN	0x40023402	USB interrupt enable register	0
R8_USB_DEV_AD	0x40023403	USB device address register	0
R16_USB_FRAME_NO	0x40023404	USB frame number register	0
R8_USB_SUSPEND	0x40023406	USB suspend control register	0
R8_USB_SPPED_TYPE	0x40023408	USB current speed type register	0
R8_USB_MIS_ST	0x40023409	USB miscellaneous status register	xx10_1000b
R8_USB_INT_FG	0x4002340A	USB interrupt flag register	0
R8_USB_INT_ST	0x4002340B	USB interrupt status register	00xx_xxxb
R16_USB_RX_LEN	0x4002340C	USB receive length register	XX

#### 22.2.1.1 USB control register (R8\_USB\_CTRL)

Bit	Name	Access	Description	Reset value
7	RB_UC_HOST_ MODE	RW	<ul><li>USB operating mode selection bits:</li><li>1: Host mode (HOST);</li><li>0: Device mode (DEVICE).</li></ul>	0
[6:5]	RB_UC_SPEED_ TYPE	RW	USB bus signal transfer rate selection bits: 00: Full speed; 01: High speed; 10: Low speed.	0
4	RB_UC_DEV_P U_EN	RW	<ul><li>In device mode, the USB device enable and internal pull-up resistor control bits:</li><li>1: Enable USB device transfer and enable internal pull-up resistor;</li><li>0: Not enabled.</li></ul>	0
3	RB_UC_INT_BU SY	RW	The USB transfer complete interrupt flag is not cleared before the automatic pause enable bit: 1: Automatically suspend before the interrupt flag UIF_TRANSFER is cleared, automatically answer busy NAK in device mode, and automatically suspend subsequent transfers in host mode; 0: Do not pause.	0
2	RB_UC_RESET_ SIE	RW	USB protocol processor software reset control bit: 1: Forcibly reset the USB protocol processor (SIE), which needs to be cleared by software; 0: No reset. After this bit is cleared, PB6/PB7 automatically switch to USBIO mode	1
1	RB_UC_CLR_A LL	RW	<ul><li>USB FIFO and interrupt flag clear:</li><li>1: Clear the USB interrupt flag and FIFO, which needs to be cleared by software;</li><li>0: Not clear.</li></ul>	1
0	RB_UC_DMA_E N	RW	<ul><li>Enable USB DMA, this bit must be set to 1 in normal transfer mode:</li><li>1: Enable DMA function and DMA interrupt;</li><li>0: Disable DMA.</li></ul>	0

# 22.2.1.2 USB interrupt enable register (R8\_USB\_INT\_EN)

Bit	Name	Access	Description	Reset value
7	RB_UIE_DEV_N AK	RW	<ul><li>USB device mode, received NAK interrupt:</li><li>1: Enable the corresponding interrupt;</li><li>0: Disable the corresponding interrupt.</li></ul>	0
6	RB_UIE_ISO_AC	RW	Isochronous transfer starts sending/receiving	0

	Т		data interrupt:	
			1: Enable the corresponding interrupt;	
			0: Disable the corresponding interrupt.	
			SETUP transaction completion interrupt:	
5	RB_UIE_SETUP_	RW	1: Enable the corresponding interrupt;	0
	ACT		0: Disable the corresponding interrupt.	
4	RB_UIE_FIFO_O	RW	FIFO overflow interrupt:	0
4	V	KW	1: Enable interrupt; 0: Disable interrupt.	0
			USB host mode, SOF timing interrupt:	
	DD LUE SOE A		1: Enable interrupt; 0: Disable interrupt.	
3	RB_UIE_SOF_A CT	RW	USB device mode, when enabled, receive	0
			SOF packets to generate a transfer	
			completion interrupt	
2	RB_UIE_SUSPE	RW	USB bus suspend or wakeup event interrupt:	0
2	ND		1: Enable interrupt; 0: Disable interrupt.	0
	RB_UIE_TRANS		USB transfer (excluding SETUP transaction)	
1	FER	RW	complete interrupt:	0
	TEK		1: Enable interrupt; 0: Disable interrupt.	
	RB UIE DETEC		USB host mode, USB device connect or	
	T	RW	disconnect event interrupt:	0
0	1		1: Enable interrupt; 0: Disable interrupt.	
v	RB UIE BUS RS		USB device mode, USB bus reset event	
	T	RW	interrupt:	0
	1		1: Enable interrupt; 0: Disable interrupt.	

# 22.2.1.3 USB device address register (R16\_USB\_DEV\_AD)

Bit	Name	Access	Description	Reset value
7	Reserved	RO	Reserved	0
[6:0]	RB_MASK_USB_A DDR	RW	In host mode, it is the address or HUB address of the currently operating USB device; In device mode, it is USB's own address.	0

# 22.2.1.4 USB frame number register (R16\_USB\_FRAME\_NO)

Bit	Name	Access	Description	Reset value
[15:0]	USB_FRAME_NO	RO	Frame number. In host mode, it indicates the frame number of the SOF packet to be sent. In device mode, it indicates the frame number of the currently received SOF packet. Among them, the lower 11 bits are the effective frame number, and the upper 3 bits are the micro frame number of the high-speed mode.	0

Note: USB\_FRAME\_NO is a 16-bit register, in which the lower 11 bits represent the frame number of the SOF

	Bit	Name	Access	Description	Reset value
	[7:6]	Reserved	RO	Reserved	0
	[5:4]	RB_USB_LINESTATE	RO	PHY Linestate signal	Х
	3	Reserved	RO	Reserved	0
	2	2 RB_USB_WAKEUP_ ST		In the suspend state, if a wake-up signal from the host is received, this bit is set until the suspend state is exited.	Х
	[1:0]	RB_USB_SYS_MOD	RW	Test mode in Host mode	00b

22.2.1.5 USB pending register (R8\_USB\_SUSPEND)

*Note: When remote wake-up is required, pull the RB\_UH\_REMOTE\_WKUP bit high and then low.* 

22 2 1 6 U	SR sneed	type register	(R8 119	SR SPFFD	TVPF)
22.2.1.0 U	SD speed	type register	$(\mathbf{NO}_{U})$	D_SLEED	

Bit	Name	Access	Description	Reset value
[7:2]	Reserved	RO	Reserved	0
[1:0]	RB_USB_SPEED_T YPE	RO	In host mode, it indicates the speed type of the currently connected device; in device mode, it indicates the speed type of the current device; 00: Full speed; 01: High speed; 10: Low speed.	00Ь

Note: Different from RB\_UC\_SPEED\_TYPE in the R8\_USB\_CTRL register, RB\_UC\_SPEED\_TYPE represents the expected maximum speed. Assuming that in device mode, set RB\_UC\_SPEED\_TYPE to high speed, when the device is connected to a full speed host, the actual speed type is full speed. By querying R8\_USB\_SPEED\_TYPE registers can be known. In host mode, set RB\_UC\_SPEED\_TYPE to high speed. When a full speed device is connected, the actual communication speed is full speed, which can be known by querying the R8\_USB\_SPEED\_TYPE register.

22.2	2.1.7 USB	miscellaneous	status	register	(R8	USB	_MIS_	ST)

Bit	Name	Access	Description	Reset value
7	RB_UMS_SOF_PR ES	RO	<ul> <li>SOF packet indicates status bits in USB host mode:</li> <li>1: SOF packet is about to be sent, if there are other USB packets at this time, it will be automatically delayed;</li> <li>0: No SOF packet is sent.</li> </ul>	Х
6	RB_UMS_SOF_AC T	RO	SOF packet transfer status bits in USB host mode:	Х

			1: SOF packet is being sent;	
			0: Send complete or idle.	
_	RB_UMS_SIE_FRE	DO	Idle status bits of the USB protocol handler:	1
5	Е	RO	1: The protocol device is idle; 0: Busy, USB transfer in progress.	1
			USB receive FIFO data ready status bits:	
4	RB_UMS_R_FIFO_	RO	1: The receive FIFO is not empty;	0
	RDY		0: The receive FIFO is empty.	
			USB bus reset status bits:	
3	RB_UMS_BUS_RE SET	RO	1: The current USB bus is reset;	Х
	SEI		0: The current USB bus is not reset.	
			USB suspend status bit:	
	RB_UMS_SUSPEN D	RO	1: The USB bus is in a suspended state,	
2			and there is no USB activity for a period	0
	D		of time;	
			0: The USB bus is in a non-suspend state.	
			USB device connection status bit for the	
	RB UMS DEV AT		port in USB host mode:	
1	TACH	RO	1: The port has been connected to a USB	0
	men		device;	
			0: The port has no USB device connected.	
			In USB host mode, the SPLIT packet	
0	RB_UMS_SPLIT_C	RO	transmit enable bit:	0
Ŭ	AN		1: Allow sending SPLIT packets;	÷
			0: Disable sending	

# 22.2.1.8 USB interrupt flag register (R8\_USB\_INT\_FG)

Bit	Name	Access	Description	Reset value
7	Reserved	RO	Reserved	0
6	RB_UIF_ISO_ACT	RO	Synchronous transmission starts to send/receive data interrupt flag, write 1 to clear: 1: Start sending/receiving data trigger; 0: No event. Note: For receiving, if the CRC16 error is received, UIF_TRANSFER will not be generated, otherwise UIF_TRANSFER will still be generated after the transaction is completed	0
5	RB_ UIF_SETUP_ACT	RO	<ul><li>SETUP transaction completion interrupt flag, write 1 to clear:</li><li>1: The SETUP transaction is completed;</li><li>0: No event.</li></ul>	1

4	RB_UIF_FIFO_OV	RW	USB FIFO overflow interrupt flag, write 1 to clear:	0
			1: FIFO overflow trigger; 0: no event.	
			SOF timer interrupt flag in USB host mode, write 1 to clear:	
3	RB_UIF_HST_SOF	RW	1: SOF packet transmission completion	0
			trigger; 0: no event.	
			USB bus suspend or wake-up event	
			interrupt flag, write 1 to clear:	
2	RB UIF SUSPEND	RW	1: Triggered by USB suspend event or	0
			wake-up event;	
			0: No event.	
			USB transfer completion interrupt flag,	
1	RB_UIF_TRANSFE R	RW	write 1 to clear:	0
1			1: A USB transfer completion trigger;	U
			0: No event.	
			In USB host mode, the USB device	
			connect or disconnect event interrupt flag,	
	RB UIF DETECT	RW	write 1 to clear:	0
			1: Detected USB device connection or	-
0			disconnection trigger;	
Ū			0: No event.	
			In USB device mode, the USB bus reset	
	RB UIF BUS RST	RW	event interrupt flag bit, write 1 to clear:	0
			1: USB bus reset event trigger;	v
			0: No event.	

# 22.2.1.9 USB interrupt status register (R8\_USB\_INT\_ST)

Bit	Name	Access	Description	Reset value
7	RB_UIS_IS_NAK	RO	In USB device mode, NAK response status bit, same as RB_U_IS_NAK: 1: Respond to NAK during the current USB transfer process; 0: No NAK response.	0
6	RB_UIS_TOG_OK	RO	After the USB transaction is received, the Toggle of the received data packet and the set expected value Match Status Bits: 1: toggle match; 0: toggle does not match.	0
[5:4]	MASK_UIS_TOKEN	RO	In device mode, the token PID identifier of the current USB transfer transaction.	XXb
[3:0]	MASK_UIS_ENDP	RO	In device mode, the endpoint number of the current USB transfer transaction.	XXXXb

MASK_UIS_H_RES	RO	In host mode, the response PID identifier of the current USB transfer transaction, 0000 means the device has no response or timed out; other values indicate the response PID.	XXXXb
----------------	----	--	-------

Note: MASK\_UIS\_TOKEN is used to identify the token PID of the current USB transfer transaction in USB device mode: 00 means OUT packet; 01 means SOF packet; 10 means IN packet; 11 means SETUP packet.

MASK\_UIS\_H\_RES is only valid in host mode. In the host mode, if the host sends the OUT/SETUP token packet, the PID is the handshake packet ACK/NAK/STALL, or the device has no response/timeout. If the host sends an IN token packet, the PID is the PID of the data packet (DATA0/DATA1) or the PID of the handshake packet.

22.2.1.10 USB receive length register (R16 USB RX LEN)

Bit	Name	Access	Description	Reset Value
[15:0]	R16_USB_RX_LEN	RO	The current number of data bytes received by the USB endpoint	Х

#### 22.2.2 Device register description

In USB device mode, the USBHD module provides a total of 30 groups of bidirectional endpoints from endpoints 0 to 15. The maximum packet length of all endpoints except endpoint 0 is 1024 bytes, and the maximum packet length of endpoint 0 is 64 bytes.

• Endpoint 0 is the default endpoint, which supports control transmission. Sending and receiving share a 64-byte data buffer.

• Endpoints 1-15 each include a sending endpoint IN and a receiving endpoint OUT, each with an independent data buffer for sending and receiving, supporting bulk transfer, interrupt transfer and real-time/synchronous transfer.

• Endpoint 0 has an independent DMA address, which is shared for sending and receiving. Endpoints 1 to 15 each have a DMA address for sending and receiving. By entering the R32\_UEPn\_BUF\_MOD register, the mode of the data buffer can be set to double buffer or single buffer. If using double buffer mode, the endpoint can only use one-way transfers.

• Each group of endpoints has transmit and receive control registers R8\_UEPn\_TX\_CTRL, R8\_UEPn\_RX\_CTRL and transmit length registers R16\_UEPn\_T\_LEN and R32\_UEPn\_\*¬\_DMA (n=0~15), which are used to configure the synchronization trigger bits of the endpoint, responses to OUT transactions and IN transactions, and transmit data length, etc.

The USB bus pull-up resistor necessary as a USB device can be set by software at any time to enable or not. When RB\_UC\_DEV\_PU\_EN in the USB control register R8\_USB\_CTRL is set to 1, the controller is set according to the speed of RB\_UC\_SPEED\_TYPE, which is the DP/DM pin of the USB bus internally. Connect a pull-up resistor and enable the USB device function.

When a USB bus reset, USB bus suspend or wake-up event is detected, or when the USB successfully processes data transmission or data reception, the USB protocol processor will set the corresponding interrupt flag. If the interrupt enable is turned on, it will also generate corresponding interrupt request. The application

can directly query or query and analyze the interrupt flag register R8\_USB\_INT\_FG in the USB interrupt service routine, and perform corresponding processing according to RB\_UIF\_BUS\_RST and RB\_UIF\_SUSPEND; and, if RB\_UIF\_TRANSFER is valid, then it is necessary to continue to analyze the USB interrupt status register R8\_USB\_INT\_ST, according to the current endpoint number MASK\_UIS\_ENDP and the current transaction token PID identify MASK\_UIS\_TOKEN for corresponding processing. If the synchronization trigger bit RB\_UEP\_R\_TOG of the OUT transaction of each endpoint is set in advance, then RB\_U\_TOG\_OK or RB\_UIS\_TOG\_OK can be used to judge whether the synchronization trigger bit of the currently received data packet matches the synchronization trigger bit of the endpoint. If the data is synchronized, the data Valid; if the data is out of sync, the data should be discarded. After each USB transmission or reception interrupt is processed, the synchronization trigger bit of the corresponding endpoint should be modified correctly to detect whether the next data packet sent or received next time is synchronously detected; in addition, setting RB\_UEP\_T\_TOG\_AUTO or RB\_UEP\_R\_TOG\_AUTO can To achieve automatic modification of the corresponding synchronization trigger bit (flip or decrement) after successful transmission or successful reception.

The data to be sent by each endpoint is in its own buffer, and the length of the data to be sent is independently set in R16\_UEPn\_T\_LEN; the data received by each endpoint is in its own buffer, but the length of the received data is in the USB receive length. In the register R16\_USB\_RX\_LEN, it can be distinguished according to the current endpoint number when the USB receives an interrupt.

Name	Access address	Description	Reset value
R32_UEP_CONFIG	0x40023410	Endpoint enable configuration register	00000000h
R32_UEP_TYPE	0x40023414	Endpoint type configuration register	00000000h
R32_UEP_BUF_MOD	0x40023418	Endpoint buffer mode register	00000000h
R32_UEP0_DMA	0x4002341C	Start address of endpoint0 buffer	xxxxh
R32_UEP1_RX_DMA	0x40023420	Start address of endpoint1 receive buffer	xxxxh
R32_UEP2_RX_DMA	0x40023424	Start address of endpoint2 receive buffer	xxxxh
R32_UEP3_RX_DMA	0x40023428	Start address of endpoint3 receive buffer	xxxxh
R32_UEP4_RX_DMA	0x4002342C	Start address of endpoint4 receive buffer	xxxxh
R32_UEP5_RX_DMA	0x40023430	Start address of endpoint5 receive buffer	xxxxh
R32_UEP6_RX_DMA	0x40023434	Start address of endpoint6 receive buffer	xxxxh
R32_UEP7_RX_DMA	0x40023438	Start address of endpoint7 receive buffer	xxxxh
R32_UEP8_RX_DMA	0x4002343C	Start address of endpoint8 receive buffer	xxxxh
R32_UEP9_RX_DMA	0x40023440	Start address of endpoint9 receive buffer	xxxxh
R32_UEP10_RX_DMA	0x40023444	Start address of endpoint10 receive buffer	xxxxh
R32_UEP11_RX_DMA	0x40023448	Start address of endpoint11 receive buffer	xxxxh
R32_UEP12_RX_DMA	0x4002344C	Endpoint12 receive buffer start address	xxxxh
R32_UEP13_RX_DMA	0x40023450	Start address of endpoint13 receive buffer	xxxxh
R32_UEP14_RX_DMA	0x40023454	Endpoint14 receive buffer start address	xxxxh
R32_UEP15_RX_DMA	0x40023458	Endpoint15 receive buffer start address	xxxxh
R32_UEP1_TX_DMA	0x4002345C	Start address of endpoint1 transmit buffer	xxxxh
R32_UEP2_TX_DMA	0x40023460	Start address of endpoint2 transmit buffer	xxxxh
R32_UEP3_TX_DMA	0x40023464	Start address of endpoint3 transmit buffer	xxxxh
R32_UEP4_TX_DMA	0x40023468	Start address of endpoint4 transmit buffer	xxxxh
R32_UEP5_TX_DMA	0x4002346C	Start address of endpoint5 transmit buffer	xxxxh

Table 22-2 Device related registers

http://wch.cn

R32 UEP6 TX DMA	0x40023470	Start address of endpoint6 transmit buffer	xxxxh
R32 UEP7 TX DMA	0x40023474	Start address of endpoint7 transmit buffer	xxxxh
R32 UEP8 TX DMA	0x40023478	Endpoint8 transmit buffer start address	xxxxh
R32 UEP9 TX DMA	0x4002347C	Endpoint9 transmit buffer start address	xxxxh
R32 UEP10 TX DMA	0x40023480	Endpoint10 transmit buffer start address	xxxxh
 R32 UEP11 TX DMA	0x40023484	Endpoint11 transmit buffer start address	xxxxh
R32 UEP12 TX DMA	0x40023488	Endpoint12 transmit buffer start address	xxxxh
R32 UEP13 TX DMA	0x4002348C	Endpoint13 transmit buffer start address	xxxxh
 R32 UEP14 TX DMA	0x40023490	Endpoint14 transmit buffer start address	xxxxh
R32 UEP15 TX DMA	0x40023494	Endpoint15 transmit buffer start address	xxxxh
R16_UEP0_MAX_LEN	0x40023498	Endpoint0 maximum length packet register	xxxxh
R16_UEP1_MAX_LEN	0x4002349C	Endpoint1 maximum length packet register	xxxxh
R16_UEP2_MAX_LEN	0x400234A0	Endpoint2 maximum length packet register	xxxxh
R16_UEP3_MAX_LEN	0x400234A4	Endpoint3 maximum length packet register	xxxxh
R16_UEP4_MAX_LEN	0x400234A8	Endpoint4 maximum length packet register	xxxxh
R16_UEP5_MAX_LEN	0x400234AC	Endpoint5 maximum length packet register	xxxxh
R16_UEP6_MAX_LEN	0x400234B0	Endpoint6 maximum length packet register	xxxxh
R16_UEP7_MAX_LEN	0x400234B4	Endpoint7 maximum length packet register	xxxxh
R16_UEP8_MAX_LEN	0x400234B8	Endpoint8 maximum length packet register	xxxxh
R16_UEP9_MAX_LEN	0x400234BC	Endpoint9 maximum length packet register	xxxxh
R16_UEP10_MAX_LEN	0x400234C0	Endpoint10 maximum length packet register	xxxxh
R16_UEP11_MAX_LEN	0x400234C4	Endpoint11 maximum length packet register	xxxxh
R16_UEP12_MAX_LEN	0x400234C8	Endpoint12 maximum length packet register	xxxxh
R16_UEP13_MAX_LEN	0x400234CC	Endpoint13 maximum length packet register	xxxxh
R16_UEP14_MAX_LEN	0x400234D0	Endpoint14 maximum length packet register	xxxxh
R16_UEP15_MAX_LEN	0x400234D4	Endpoint15 maximum length packet register	xxxxh
R16_UEP0_T_LEN	0x400234D8	Endpoint0 transmit length register	xxxxh
R8_UEP0_TX_CTRL	0x400234DA	Endpoint0 transmit control register	00h
R8_UEP0_RX_CTRL	0x400234DB	Endpoint0 receive control register	00h

R16_UEP1_T_LEN	0x400234DC	Endpoint1 transmit length register	xxxxh
R8_UEP1_TX_CTRL	0x400234DE	Endpoint1 transmit control register	00h
R8_UEP1_RX_CTRL	0x400234DF	Endpoint1 receive control register	00h
R16_UEP2_T_LEN	0x400234E0	Endpoint2 transmit length register	xxxxh
R8_UEP2_TX_CTRL	0x400234E2	Endpoint2 transmit control register	00h
R8_UEP2_RX_CTRL	0x400234E3	Endpoint2 receive control register	00h
R16_UEP3_T_LEN	0x400234E4	Endpoint3 transmit length register	xxxxh
R8_UEP3_TX_CTRL	0x400234E6	Endpoint3 transmit control register	00h
R8_UEP3_RX_CTRL	0x400234E7	Endpoint3 receive control register	00h
R16_UEP4_T_LEN	0x400234E8	Endpoint4 transmit length register	xxxxh
R8_UEP4_TX_CTRL	0x400234EA	Endpoint4 transmit control register	00h
R8_UEP4_RX_CTRL	0x400234EB	Endpoint4 receive control register	00h
R16_UEP5_T_LEN	0x400234EC	Endpoint5 transmit length register	xxxxh
R8_UEP5_TX_CTRL	0x400234EE	Endpoint5 transmit control register	00h
R8_UEP5_RX_CTRL	0x400234EF	Endpoint5 receive control register	00h
R16_UEP6_T_LEN	0x400234F0	Endpoint6 transmit length register	xxxxh
R8_UEP6_TX_CTRL	0x400234F2	Endpoint6 transmit control register	00h
R8_UEP6_RX_CTRL	0x400234F3	Endpoint6 receive control register	00h
R16_UEP7_T_LEN	0x400234F4	Endpoint7 transmit length register	xxxxh
R8_UEP7_TX_CTRL	0x400234F6	Endpoint7 transmit control register	00h
R8_UEP7_RX_CTRL	0x400234F7	Endpoint7 receive control register	00h
R16_UEP8_T_LEN	0x400234F8	Endpoint8 transmit length register	xxxxh
R8_UEP8_TX_CTRL	0x400234FA	Endpoint8 transmit control register	00h
R8_UEP8_RX_CTRL	0x400234FB	Endpoint8 receive control register	00h
R16_UEP9_T_LEN	0x400234FC	Endpoint9 transmit length register	xxxxh
R8_UEP9_TX_CTRL	0x400234FE	Endpoint9 transmit control register	00h
R8_UEP9_RX_CTRL	0x400234FF	Endpoint9 receive control register	00h
R16 UEP10 T LEN	0x40023500	Endpoint10 transmit length register	xxxxh
R8_UEP10_TX_CTRL	0x40023502	Endpoint10 transmit control register	00h
R8_UEP10_RX_CTRL	0x40023503	Endpoint10 receive control register	00h
R16_UEP11_T_LEN	0x40023504	Endpoint11 transmit length register	xxxxh
R8_UEP11_TX_CTRL	0x40023506	Endpoint11 transmit control register	00h
R8_UEP11_RX_CTRL	0x40023507	Endpoint11 receive control register	00h
R16_UEP12_T_LEN	0x40023508	Endpoint12 transmit length register	xxxxh
R8_UEP12_TX_CTRL	0x4002350A	Endpoint12 transmit control register	00h
R8_UEP12_RX_CTRL	0x4002350B	Endpoint12 receive control register	00h
R16_UEP13_T_LEN	0x4002350C	Endpoint13 transmit length register	xxxxh
R8_UEP13_TX_CTRL	0x4002350E	Endpoint13 transmit control register	00h
R8_UEP13_RX_CTRL	0x4002350F	Endpoint13 receive control register	00h
 R16_UEP14_T_LEN	0x40023510	Endpoint14 transmit length register	xxxxh
R8_UEP14_TX_CTRL	0x40023512	Endpoint14 transmit control register	00h
R8_UEP14_RX_CTRL	0x40023513	Endpoint14 receive control register	00h
R16 UEP15 T LEN	0x40023514	Endpoint15 transmit length register	xxxxh

R8_UEP15_TX_CTRL	0x40023516	Endpoint15 transmit control register	00h
R8_UEP15_RX_CTRL	0x40023517	Endpoint15 receive control register	00h

#### 22.2.2.1 USB endpoint configuration register (R32\_UEP\_CONFIG)

Bit	Name	Access	Description	Reset value
[31:17]	RB_UEP_R_EN	RW	Endpoint 0-15 receive enable	0
16	Reserved	RO	Reserved	0
[15:1]	RB_UEP_T_EN	RW	Endpoint 0-15 send enable	0
0	Reserved	RO	Reserved	0

Note: The transceiver enable signal of endpoint 0 is always valid.

#### 22.2.2.2 USB endpoint type control register (R32\_UEP\_TYPE)

Bit	Name	Access	Description	Reset value
[31:15]	RB_UEP_R_TYPE	RW	Endpoint0-15,OUTdirectiontransmissiontype, 1meanssynchronoustransmission,	0
0	Reserved	RO	Reserved	0
[15:1]	RB_UEP_T_TYPE	RW	Endpoint 0-15, IN direction transmission type, 1 means synchronous transmission	0
0	Reserved	RO	Reserved	0

#### 22.2.3 USB endpoint buffer mode control register (R32\_UEP\_BUF\_MOD)

Bit	Name	Access	Description	Reset value
[31:16]	RB_UEP_ISO_BUF _MOD	RW	Synchronous endpoint buffer mode control bit, 1 is valid.	0
[15:0]	RB_UEP_BUF_MO D	RW	Endpoint buffer mode control bits	0

Note: When RB\_UEP\_ISO\_BUF\_MOD is 1, for the synchronous IN endpoint, after receiving the SOF packet, the hardware will perform the following operations: load the content of EPx\_R\_TOG into EPx\_T\_TOG; load the value of EPx\_MAX\_LEN into EPx\_T\_LEN; load the value of UEPn\_RX\_DMA into UEPn\_TX\_DMA.

When RB\_UEP\_ISO\_BUF\_MOD is 1, for the synchronous OUT endpoint, after receiving the SOF packet, the hardware will perform the following operations: load the content of EPx\_T\_TOG into EPx\_R\_TOG; load the value of UEPn\_TX\_DMA into UEPn\_RX\_DMA.

UEPn_RX_EN	UEPn_TX_EN	UEPn_BUF_MOD	Description: Arrange from low to high with UEPn_DMA as the starting address
0	0	Х	The endpoint is disabled and the UEPn_*_DMA buffers are not used.
1	0	0	The first address of the receive (OUT) buffer is

Table 21-3 Endpoint n buffer mode (n=1-15)

			UEPn_RX_DMA
			RB_UEPn_RX_TOG[0]=0, use buffer
1	0	1	UEPn_RX_DMA
1	0	1	RB_UEPn_RX_TOG[0]=1, use buffer
			UEPn_TX_DMA
0	1	0	The first address of the transmit (IN) buffer is
0			UEPn_TX_DMA.
	1		RB_UEPn_TX_TOG[0]=0, use buffer
0		1	UEPn_TX_DMA
0		1	RB_UEPn_TX_TOG[0]=1, use buffer
			UEPn_RX_DMA

#### Endpoint n buffer start address (R32\_UEP0\_DMA)

Bit	Name	Access	Description	Reset value
[31:17]	Reserved	RO	Reserved	0
[16:0]	R32_UEPn_DMA	RW	Endpoint 0 buffer start address. The lower 16 bits are valid, and the address must be 4-byte aligned.	Х

#### USB Endpoint n transmit buffer start address (R32\_UEPn\_TX\_DMA) (n=1-15)

Bit	Name	Access	Description	Reset value
[31:17]	Reserved	RO	Reserved	0
[16:0]	R32_UEPn_TX_DM A	RW	Endpoint n send buffer start address. The lower 16 bits are valid, and the address must be 4-byte aligned.	Х

#### USB Endpoint n receive buffer start address (R32\_UEPn\_RX\_DMA) (n=1-15)

Bit	Reserved	Access	Description	Reset value
[16:0]	R32_UEPn_RX_DM A	RW	Endpoint n receives the buffer start address. The lower 16 bits are valid, and the address must be 4-byte aligned.	х

# 22.2.2.4 Endpoint n maximum length packet register (R16\_UEPn\_MAX\_LEN) (n=0-15)

Bit	Reserved	Access	Description	Reset value
[15:11]	Reserved	RO	Reserved	0
[10:0]	UEPn_MAX_LEN	RW	The maximum packet length of data received by endpoint n.	xxxxh

*Note: This maximum packet length determines the maximum length of data that the endpoint can receive. Data beyond this length will be discarded and will not be written to the buffer.* 

В	it	Reserved	Access	Description	Reset value
[10	9:0]	UEPn_T_LEN	RW	Set the number of data bytes to be sent by USB endpoint n. For the control endpoint (0), the lower 7 bits are valid.	Х

# 22.2.2.5 Endpoint n transmit length register (R16\_UEPn\_T\_LEN) (n=0-15)

# 22.2.2.6 Endpoint n transmit control register (R8\_UEPn\_TX\_CTRL) (n=0-15)

Bit	Name	Access	Description	Reset value
[7:6]	Reserved	RO	Reserved	0
5	RB_UEP_T_TOG_ AUTO	RW	The synchronization trigger bit automatically flips the enable control bit, which can be modified by software: 1: For non-synchronous endpoints, MASK_UEP_T_TOG [0] is automatically flipped after data transmission is successful. For synchronous endpoints, MASK_UEP_T_TOG is automatically decremented by 1 after data transmission is successful. 0: No automatic flip, can be switched manually. Note: This bit of endpoint 0 is reserved.	0
[4:3]	MASK_UEP_T_T OG	RW	Synchronization trigger bit prepared by the transmitter of USB endpoint n (handling IN transaction): 00: Send DATA0; 01: Send DATA1; 10: Send DATA2; 11: Send MDATA.	0
2	Reserved	RO	Reserved	00b
[1:0]	MASK_UEP_T_R ES	RW	Response control by the sender of endpoint n to IN transaction: 00: data ready and expecting ACK; 10: Answer NAK or busy; 11: Response STALL or error.	00ь

# 22.2.2.7 Endpoint n receive control register (R8\_UEPn\_RX\_CTRL) (n=0-15)

Bit	Name	Access	Description	Reset value
[7:6]	Reserved	RO	Reserved	0
5	RB_UEP_R_TOG_A UTO	RO	The synchronization trigger bit automatically flips the enable control bit:	0

			<ol> <li>Automatically flip after data reception is successful</li> <li>MASK_UEP_R_TOG [0]</li> <li>0: No automatic flip, can be switched manually.</li> </ol>	
			Note: This bit of endpoint 0 is reserved.	
[4:3]	MASK_UEP_R_TOG	RW	Sync trigger bit prepared by receiver of USB endpoint n (processing OUT transaction): 00: expected DATA0; 01: expect DATA1; 10: expected DATA2; 11: MDATA is expected. Not valid for real time/isochronous transfers.	0
2	Reserved	RO	Reserved	00b
[1:0]	MASK_UEP_R_RES	RW	Receiver of endpoint n responds to OUT transaction control: 00: data ready and expecting ACK; 10: Answer NAK or busy; 11: Response STALL or error; 01: Respond to NYET. Not valid for real time/isochronous transfers.	00Ь

#### 22.2.3 USB host register

In USB host mode, the chip provides a set of bidirectional host endpoints, including a sending endpoint OUT and a receiving endpoint IN, the maximum length of a data packet is 1024 bytes (synchronous transfer), and supports control transfer, interrupt transfer, bulk transfer and real-time/simultaneous transmission.

Each USB transaction initiated by the host endpoint always automatically sets the RB\_UIF\_TRANSFER interrupt flag after processing. The application can directly query or query and analyze the interrupt flag register R8\_USB\_INT\_FG in the USB interrupt service routine, and perform corresponding processing according to each interrupt flag; and, if RB\_UIF\_TRANSFER is valid, then continue to analyze the USB interrupt status register R8\_USB\_INT\_ST, according to the current USB The response PID of the transmission transaction identifies MASK\_UIS\_H\_RES for corresponding processing.

If the synchronization trigger bit (RB\_UH\_R\_TOG) of the IN transaction of the host receiving endpoint is set in advance, then RB\_U\_TOG\_OK or RB\_UIS\_TOG\_OK can be used to judge whether the synchronization trigger bit of the currently received data packet matches the synchronization trigger bit of the host receiving endpoint. If synchronized, the data is valid; if the data is not synchronized, the data should be discarded. After each USB send or receive interrupt is processed, the synchronization trigger bit of the corresponding host endpoint should be modified correctly to synchronize the data packet sent next time and detect whether the data packet received next time is synchronized; in addition, by setting RB\_UH\_T\_AUTO\_TOG And RB\_UH\_R\_AUTO\_TOG can automatically flip the corresponding synchronization trigger bit after successful transmission or successful reception.

The USB host token setting register R8\_UH\_EP\_PID is used to set the endpoint number of the target device to

be operated and the token PID packet identification of this USB transfer transaction. The data corresponding to the SETUP token and the OUT token is provided by the host sending endpoint, the data to be sent is in the R16\_UH\_TX\_DMA buffer, and the length of the data to be sent is set in R16\_UH\_TX\_LEN; the data corresponding to the IN token is returned by the target device to the host for reception Endpoint, the received data is stored in the R16\_UH\_RX\_DMA buffer, and the received data length is stored in R16\_UB\_RX\_LEN.

Name	Access address	Description	Reset value
R8_UHOST_CTRL	0x40023401	USB host control register	00h
R32_UH_CONFIG	0x40023410	USB host endpoint configuration register	00000000h
R32_UH_EP_TYPE	0x40023414	USB host endpoint type register	00000000h
R32_UH_RX_DMA	0x40023424	USB host receive buffer start address	16hxxxx
R32_UH_TX_DMA	0x40023464	USB host transmit buffer start address	16hxxxx
R16_UH_RX_MAX_LEN	0x400234A0	USB host receive maximum length packet register	16hxxxx
R8_UH_EP_PID	0x400234E0	USB host token setup register	8h00
R8_UH_RX_CTRL	0x400234E3	USB host receive endpoint control register	8h00
R16_UH_TX_LEN	0x400234E4	USB host transmit length register	16hxxxx
R8_UH_TX_CTRL	0x400234E6	USB host transmit endpoint control Register	8h00
R16_UH_SPLIT_DATA	0x400234E8	USB host transmit data of the SPLIT packet	16hxxxx

Table 22-3 Host related registers
-----------------------------------

#### 22.2.3.1 USB host control register (R8\_UHOST\_CTRL)

Bit	Name	Access	Description	Reset value
7	RB_UH_SOF_EN	RW	Automatically generate SOF packet enable control bit: 1: The host automatically generates a SOF packet; 0: Do not generate SOF packets. This bit is automatically cleared by hardware when changing from connected to disconnected state	0
6	RB_UH_SOF_FREE	RO	Bus Idle	0
5	Reserved	RO	Reserved	0
4	RB_UH_PHY_SUS PENDM	RW	The USB-PHY is in a suspended state, the internal USB-PLL will be turned off, active low	0
3	RB_UH_REMOTE_ WKUP	RW	Wake up remotely.	0
2	RB_UH_TX_BUS_ RESUME	RW	In host mode, it means that the host wakes up the device. After the software pulls it	0

			high for 50ns, the hardware automatically sends a 30ms wake-up signal.	
1	RB_UH_TX_BUS_ SUSPEND	RW	The USB host sends a suspend signal, which needs to be pulled up by software for 10ms.	0
0	RB_UH_TX_BUS_ RESET	RW	The USB host sends a bus reset signal, which needs to be pulled up by software for 10ms.	0

Note: The reset time is determined by the high-level duration of RB\_UH\_TX\_BUS\_RESET (recommended at least 10ms, and the speed type is directly inquired after 10ms). If the host wakes up the device, after bUH\_TX\_BUS\_RESUME is pulled high, the hardware automatically sends a wake-up signal (K) for 30ms, and bUH\_TX\_BUS\_RESUME needs to be cleared manually so as not to affect the next host suspend (bUH\_TX\_BUS\_RESUME remains high for at least 50ns).

22.2.3.2 USB host endpoint configuration control register (R32\_UH\_CONFIG)

	Bit	Name	Access	Description	Reset value
Γ	[31: 19]	Reserved	RO	Reserved	0
	18	RB_UH_EP_RX_EN	RW	Host receive enable	0
Γ	[17:4]	Reserved	RO	Reserved	0
Γ	3	RB_UH_EP_TX_EN	RW	Host send enable	0
	[2:0]	Reserved	RO	Reserved.	0

#### 22.2.3.3 USB host endpoint type register (R32\_UH\_EP\_TYPE)

Bit	t	Name	Access	Description	Reset value
[31:1	9]	Reserved	RO	Reserved	0
[18	]	RB_UH_EP_RX_TY PE	RW	The host receives the endpoint type, 1 means isochronous transmission	0
[17:4	4]	Reserved	RO	Reserved	0
[3]		RB_UH_EP_TX_TY PE	RW	The host sends the endpoint type, 1 means isochronous transmission	0
[2:0	)]	Reserved	RO	Reserved	0

#### USB host receive buffer start address (R32\_UH\_RX\_DMA)

Bit	Name	Access	Description	Reset value
[31:17]	Reserved	RO	Reserved	0
[16:0]	R16_UH_RX_DMA	RW	The starting address of the host endpoint data receiving buffer, the lowest 2 bits are fixed to 0 (4-byte alignment)	Х

USB host transmit buffer start address (R32\_UH\_TX\_DMA)

Bit	Name	Access	Description	Reset value
[31:17]	Reserved	RO	Reserved	0
[16:0]	R16_UH_TX_DMA	RW	Host endpoint data transmit buffer start address (4-byte alignment is not required)	Х

### 22.2.3.4 USB host receive maximum length packet register (R16\_UH\_RX\_MAX\_LEN)

Bit	Name	Access	Description	Reset value
[15:11]	Reserved	RO	Reserved	0
[10:0]	UH_RX_MAX_LEN	RW	The maximum packet length of data received by the host endpoint.	xxxxh

*Note: This maximum packet size determines the maximum length of data that the endpoint can receive, and data beyond this length will be discarded.* 

### 22.2.3.5 USB host token setup register (R8\_UH\_EP\_PID)

Bit	Name	Access	Description	Reset value
[7:4]	MASK_UH_TOKEN	RW	Set the token PID identifier of this USB transfer transaction.	0
[3:0]	MASK_UH_ENDP	RW	Set the endpoint number of the target device to be operated this time.	0

### 22.2.3.6 USB Host Receive Endpoint Control Register (R8\_UH\_RX\_CTRL)

Bit	Name	Access	Description	Reset value
7	Reserved	RO	Reserved	0
6	RB_UH_R_DATA_NO	RW	<ol> <li>Do not expect data packets, used for operating high-speed HUB in host mode;</li> <li>Expected data packet (IN).</li> </ol>	0
5	RB_UH_R_AUTO_TO G	RW	The synchronization trigger bit automatically flips the enable control bit: 1: For asynchronous transmission, the corresponding MASK_UH_R_TOG[0] will be automatically flipped after data reception is successful; for synchronous transmission, MASK_UH_R_TOG will be automatically decremented by 1 after data reception is successful. 0: No automatic flip, can be switched manually.	0

[4:3]	MASK_UH_R_TOG	RW	The synchronization trigger bit expected by the master receiver (handling the IN transaction), 00: expected DATA0; 01: expect DATA1; 10: expected DATA2; 11: MDATA is expected.	0
2	RB_UH_R_RES_NO	RW	<ol> <li>No acknowledgment, for real-time/isochronous transfers other than endpoint 0. MASK_UEP_R_RES is ignored at this time;</li> <li>0: Send a response after receiving data successfully.</li> </ol>	0
[1:0]	MASK_UH_R_RES	RW	Master Receiver Response Control Bits to IN Transactions: 00: reply ACK; Not valid for real time/isochronous transfers.	0

### 22.2.3.7 USB host transmit length register (R16\_UH\_TX\_LEN)

Bit	Name	Access	Description	Reset value
[15:11]	Reserved	RO	Reserved	0
[10:0]	R16_UH_TX_LEN	RW	Set the data bytes that the USB host transmit endpoint is ready to transmit.	Х

# 22.2.3.8 USB host transmit endpoint control register (R8\_UH\_TX\_CTRL)

Bit	Name	Access	Description	Reset value
7	Reserved	RO	Reserved	0
6	RB_UH_T_DATA_NO	RW	1:Donotsenddatapackets(PING/SPLIT);0:0:Senddatapackets (OUT/SETUP).	0
5	RB_UH_T_AUTO_TO G	RW	The synchronization trigger bit automatically flips the enable control bit, which can be modified by software: 1: For asynchronous transmission, MASK_UH_T_TOG[0] is automatically flipped after the data is sent successfully. 0: No automatic flip, can be switched manually.	0
[4:3]	MASK_UH_T_TOG	RW	Sync trigger bit prepared by USB host transmitter (handling SETUP/OUT transactions)	0

			<ul><li>00 means send DATA0;</li><li>01 means send DATA1;</li><li>10 means send DATA2;</li><li>11 means sending MDATA.</li></ul>	
2	RB_UH_T_RES_NO	RW	<ol> <li>No acknowledgment, for real-time/isochronous transfers other than endpoint 0. MASK_UEP_T_RES is ignored at this time;</li> <li>0: Expect a response after sending data successfully.</li> </ol>	0
[1:0]	MASK_UH_T_RES	RW	USB Host Transmitter Response Control Bits to SETUP/OUT Transactions 00: Expect to reply ACK; 10: expect to answer NAK or busy; 11: Expect to answer STALL or error; 01: Expected to answer NYET. Not valid for real time/isochronous transfers.	0

# USB Host transmit SPLIT packet data (R16\_UH\_SPLIT\_DATA)

Bit	Name	Access	Description	Reset value
[15:12]	Reserved	RO	Reserved	0
[11:0]	UH_SPLIT_DATA	RW	The data content of the SPLIT packet sent by the host endpoint, the lower 12 bits are valid, and the upper 4 bits are fixed as 0	0xxxh

# Chapter 23 USB OTG full-speed controller (OTG\_FS)

The module descriptions in this chapter are applicable to some products of the CH32F2x, CH32V2x and CH32V3x microcontroller series.

# **23.1 USB controller introduction**

The chip is embedded with a USB controller and transceiver, and the features include:

- Dual-role device controller, supporting USB Host function and USB Device function.
- Following the On-The-Go Supplement to the USB2.0 specification, both host and device modes support USB2.0 full-speed 12Mbps or low-speed 1.5Mbps.
- Support software HNP and SRP protocols.
- Support USB control transfer, batch transfer, interrupt transfer, synchronous/real-time transfer.
- Supports data packets up to 64 bytes, built-in FIFO, supports interrupts and DMA.

# **23.2 Register description**

The USB related registers are divided into 3 parts, and some registers are multiplexed in the host and device modes.

- USB global registers
- USB device control registers
- USB host control registers

#### 23.2.1 Global register description

#### Table 23-1 USB OTG related registers

Name	Access address	Description	Reset value
R8_USB_CTRL	0x50000000	USB control register	0x06
R8_USB_INT_EN	0x50000002	USB interrupt enable register	0x00
R8_USB_DEV_AD	0x50000003	USB Device address register	0x00
R32_USB_STATUS	0x50000004	USB status register	0xXX20XXXX
R8_USB_MIS_ST	0x50000005	USB miscellaneous status register	0xXX
R8_USB_INT_FG	0x50000006	USB interrupt flag register	0x20
R8_USB_INT_ST	0x50000007	USB interrupt status register	0xXX
R16_USB_RX_LEN	0x50000008	USB receive length register	0xXX
R32_USB_OTG_CR	0x50000054	USB OTG control register	0x00
R32_USB_OTG_SR	0x50000058	USB OTG status register	0x00

#### 23.2.1.1 USB control register (R8\_USB\_CTRL)

Bit	Name	Access	Description	Reset value
7	RB_UC_HOST_M ODE	RW	<ul><li>USB operating mode selection bits:</li><li>1: host mode (HOST);</li><li>0: Device mode (DEVICE).</li></ul>	0
6	RB_UC_LOW_SPE	RW	USB bus signaling rate select bits:	0

	ED		1: 1.5Mbps; 0: 12Mbps.	
5	RB_UC_DEV_PU_ EN	RW	In USB device mode, the USB device enable and internal pull-up resistor control bits are 1 to enable USB device transfer and enable the internal pull-up resistor.	0
[5:4]	MASK_UC_SYS_C TRL	RW	See the table below to configure the USB system.	0
3	RB_UC_INT_BUS Y	RW	The USB transfer complete interrupt flag is not cleared before the automatic pause enable bit: 1: Automatically suspend before the interrupt flag UIF_TRANSFER is cleared, automatically answer busy NAK in device mode, and automatically suspend subsequent transfers in host mode; 0: Do not pause.	0
2	RB_UC_RESET_SI E	RW	USB protocol processor software reset control bits: 1: Forcibly reset the USB protocol processor (SIE), which needs to be cleared by software; 0: No reset.	1
1	RB_UC_CLR_ALL	RW	USB FIFO and interrupt flags are cleared: 1: Forced clearing and clearing; 0: Unclear.	1
0	RB_UC_DMA_EN	RW	<ul> <li>DMA and DMA interrupt control bits for USB:</li> <li>1: Enable DMA function and DMA interrupt;</li> <li>0: Disable DMA.</li> </ul>	0

### The USB system control combination is composed of RB\_UC\_HOST\_MODE and MASK\_UC\_SYS\_CTRL:

RB_UC_HOST_MODE	MASK_UC_SYS_CTRL	USB System Control Description
0	00	Disable the USB device function, turn off the
0	00	internal pull-up resistor.
		Enable the USB device function, close the
0	01	internal pull-up resistor, and need to add an
		external pull-up.
		Enable USB device function, enable internal
0	1x	1.5K pull-up resistor. This pull-up resistor takes
0	1X	precedence over the pull-down resistor and can
		also be used in GPIO mode.
1	00	USB host mode, normal working state.
1	01	USB host mode, forcing DP/DM to output SE0
1	01	state.

Table 23-2 USB System Control Combination

1	10	USB host mode, forces DP/DM to output J
1	10	state.
1		USB host mode, force DP/DM to output K
1		state/wake up.

### 23.2.1.2 USB interrupt enable register (R8\_USB\_INT\_EN)

Bit	Name	Access	Description	Reset value
7	RB_UIE_DEV_SOF	RW	USB device mode, receive SOF packet interrupt: 1: Enable interrupt; 0: Disable interrupt.	0
6	RB_UIE_DEV_NAK	RW	USB device mode, received NAK interrupt: 1: Enable interrupt; 0: Disable interrupt.	0
5	Reserved	RO	Reserved	0
4	RB_UIE_FIFO_OV	RW	FIFO overflow interrupt: 1: Enable interrupt; 0: Disable interrupt.	0
3	RB_UIE_HST_SOF	RW	USB host mode, SOF timing interrupt: 1: Enable interrupt; 0: Disable interrupt.	0
2	RB_UIE_SUSPEND	RW	USB bus suspend or wakeup event interrupt: 1: Enable interrupt; 0: Disable interrupt.	0
1	RB_UIE_TRANSFER	RW	USB transfer complete interrupt: 1: Enable interrupt; 0: Disable interrupt.	0
0	RB_UIE_DETECT	RW	USB host mode, USB device connect or disconnect event interrupt: 1: Enable interrupt; 0: Disable interrupt.	0
0	RB_UIE_BUS_RST	RW	USB device mode, USB bus reset event interrupt: 1: Enable interrupt; 0: Disable interrupt.	0

### 23.2.1.3 USB device address register (R8\_USB\_DEV\_AD)

	Bit	Name	Access	Description	Reset value
ſ	7	RB_UDA_GP_BIT	RW	USB general flag, user-defined.	0
	[6:0]	MASK_USB_ADDR	RW	Host mode: the current operating USB device address; Device Mode: The USB's own address.	0

# 23.2.1.4 USB miscellaneous status register (R8\_USB\_MIS\_ST)

Bit	Name	Access	Description	Reset value
7	RB_UMS_SOF_PRES	RO	SOF packet indicates status bits in USB host mode:	Х

			<ol> <li>SOF packet is about to be sent, if there are other USB packets at this time, it will be automatically delayed;</li> <li>No SOF packet is sent.</li> </ol>	
6	RB_UMS_SOF_ACT	RO	SOF packet transfer status bits in USB host mode: 1: SOF packet is being sent; 0: Send complete or idle.	X
5	RB_UMS_SIE_FREE	RO	Idle status bits of the USB protocol handler: 1: The protocol device is idle; 0: Busy, USB transfer in progress.	1
4	RB_UMS_R_FIFO_RD Y	RO	USB receive FIFO data ready status bits: 1: The receive FIFO is not empty; 0: The receive FIFO is empty.	0
3	RB_UMS_BUS_RESE T	RO	<ul><li>USB bus reset status bits:</li><li>1: The current USB bus is in reset state;</li><li>0: The current USB bus is in a non-reset state.</li></ul>	Х
2	RB_UMS_SUSPEND	RO	<ul><li>USB Suspend Status Bits:</li><li>1: The USB bus is in a suspended state, and there is no USB activity for a period of time;</li><li>0: The USB bus is in a non-suspend state.</li></ul>	0
1	RB_UMS_DM_LEVE L	RO	In USB host mode, the level state of the DM pin when the device is just connected to the USB port is used to judge the speed: 1: high level/low speed; 0: low level/full speed.	0
0	RB_UMS_DEV_ATTA CH	RO	<ul> <li>USB device connection status bits for the port in USB host mode:</li> <li>1: The port has been connected to a USB device;</li> <li>0: The port has no USB device connected.</li> </ul>	0

# 23.2.1.5 USB interrupt flag register (R8\_USB\_INT\_FG)

Bit	Name	Access	Description	Reset value
7	RB_U_IS_NAK	RO	In USB device mode, NAK response status bits: 1: Respond to NAK during the current	0

			USB transfer process;	
			0: No NAK response.	
			Current USB transfer DATA0/1 sync flag	
6	RB U TOG OK	RO	match status bits:	0
			1: Synchronized; 0: Not synchronized.	
			USB Protocol Handler Idle Status Bits:	
5	RB U SIE FREE	RO	1: USB idle;	1
			0: Busy, USB transfer in progress.	
			USB FIFO overflow interrupt flag, write	
4	RB UIF FIFO OV	RW	1 to clear:	0
			1: FIFO overflow trigger; 0: no event.	
			SOF timer interrupt flag in USB host	
2		D37	mode, write 1 to clear:	0
3	RB_UIF_HST_SOF	RW	1: SOF packet transmission completion	0
			trigger; 0: no event.	
			USB bus suspend or wake-up event	
			interrupt flag, write 1 to clear:	
2	RB_UIF_SUSPEND	RW	1: Triggered by USB suspend event or	0
			wake-up event;	
			0: No event.	
			USB transfer completion interrupt flag,	
1	RB UIF TRANSFER	RW	write 1 to clear:	0
1	KD_OII_IKANSIEK	IX VV	1: Trigger when a USB transfer is	0
			completed; 0: No event.	
			In USB host mode, the USB device	
			connect or disconnect event interrupt	
	RB UIF DETECT	RW	flag, write 1 to clear:	0
		1	1: Detected USB device connection or	0
0			disconnection trigger;	
			0: No event.	
			In USB device mode, the USB bus reset	
	RB UIF BUS RST	RW	event interrupt flag bit, write 1 to clear:	0
			1: USB bus reset event trigger;	~
			0: No event.	

# 23.2.1.6 USB interrupt status register (R8\_USB\_INT\_ST)

Bit	Name	Access	Description	Reset value
7	RB_UIS_IS_NAK	RO	In USB device mode, NAK response status bit, same as RB_U_IS_NAK: 1: Respond to NAK during the current USB transfer process; 0: No NAK response.	0
6	RB_UIS_TOG_OK	RO	The current USB transmission DATA0/1 synchronization flag matches the status	0

			L'A THE TOC OK		
			bit, same as RB_U_TOG_OK:		
			1: Synchronized; 0: Not synchronized.		
[5:4]	MASK UIS TOKEN	RO	In device mode, the token PID identifier	XXb	
[3.4]	MASK_015_10KEN	KO	of the current USB transfer transaction.	ΛΛΟ	
	MACK LUC ENDD	PO	In device mode, the endpoint number of	XXXXb	
	MASK_UIS_ENDP	K_UIS_ENDP RO	the current USB transfer transaction.		
			In host mode, the response PID		
[3:0]			identifier of the current USB		
	MASK_UIS_H_RES	RO	transmission transaction, 0000 means	XXXXb	
				the device has no response or timed out;	
			other values indicate the response PID.		

MASK\_UIS\_TOKEN is used to identify the token PID of the current USB transfer transaction in the USB device mode: 00 means OUT packet; 01 means SOF packet; 10 means IN packet; 11 means SETUP packet.

MASK\_UIS\_H\_RES is only valid in host mode. In the host mode, if the host sends the OUT/SETUP token packet, the PID is the handshake packet ACK/NAK/STALL, or the device has no response/timeout. If the host sends an IN token packet, the PID is the PID of the data packet (DATA0/DATA1) or the PID of the handshake packet.

#### 23.2.1.7 USB receive length register (R16\_USB\_RX\_LEN)

Bit	Name	Access	Description	Reset value
[9:0]	R16_USB_RX_LEN	RO	The current number of data bytes received by the USB endpoint	Х

#### 23.2.1.8 USB OTG control register (R32\_USB\_OTG\_CR)

Bit	Name	Access	Description	Reset value
[31:6]	Reserved	R0	Reserved	0
5	RB_CR_SESS_VTH	RW	OTG session valid threshold voltage setting 1: SESS_VLD level is 1.4V; 0: SESS_VLD level is 0.8V.	0
4	RB_CR_VBUS_VTH	RW	OTG VBUS threshold voltage setting 1: VBUS_VLD level is 4.4V; 0: VBUS_VLD level is 4.8V.	0
3	RB_CR_OTG_EN	RW	OTG function enabled 1: Enable; 0: Disable	0
2	RB_CR_IDPU	RW	USB_OTG_ID pin pull-up enable 1: Enable; 0: Disable	0
1	RB_CR_CHARGE_VB US	RW	OTG VBUS Charge Enable 1: Enable; 0: Disable	0
0	RB_CR_DISCHAR_V BUS	RW	OTG VBUS discharge enable 1: Enable; 0: Disable	0

Note: This register is only applicable to CH32V305, CH32V307, CH32F205 and CH32F207

Bit	Name	Access	Description	Reset value
[31:4]	Reserved	R0	Reserved	0
3	RB_SR_ID_DIG	RO	OTG ID Sign 1: B device; 0: A device.	0
2	RB_SR_SESS_END	RO	OTG session end valid flag 1: valid; 0: invalid	0
1	RB_SR_SESS_VLD	RO	OTG session valid flag 1: Valid, the session valid level is greater than the threshold voltage 0: Invalid, the session valid level is less than the threshold voltage	0
0	RB_SR_VBUS_VLD	RO	OTG VBUS input level 1: VBUS voltage is greater than the threshold voltage; 0: VBUS voltage is less than the threshold voltage.	Х

23.2.1.9 USB OTG control register (R32 USB OTG SR)

Note: This register is only applicable to CH32V305, CH32V307, CH32F205 and CH32F207

#### 23.2.2 Device register description

In USB device mode, the USB OTG module provides 8 sets of bidirectional endpoint configuration registers with endpoint numbers 0-7, which can map the configuration of endpoint numbers 8-15. The maximum packet length of all endpoints except endpoint 3 is 64 bytes. The maximum packet length of the endpoints is 1023 bytes (synchronous transmission).

- Endpoint 0 is the default endpoint and supports control transmission. Sending and receiving share a 64-byte data buffer
- Endpoints 1-15 can be configured with independent 64-byte send and receive buffers or dual 64-byte data buffers, supporting bulk transfers, interrupt transfers, and real-time/synchronous transfers.


Each group of endpoints has a control register R8\_UEPn\_CTRL and a send length register R16\_UEPn\_T\_LEN, which are used to set the synchronization trigger bit of the endpoint, the response to the OUT transaction and the IN transaction, and the length of the transmitted data.

The roles of the USB OTG module host and device are determined by the state of the OTG\_FS\_ID pin. When the OTG\_FS\_ID pin is floating, its built-in pull-up resistor will make the RB\_SR\_ID\_DIG bit of the USB OTG status register R32\_USB\_OTG\_SR set to 1. At this time, the controller should be initialized as a B device. When the OTG\_FS\_ID pin is grounded, the RB\_SR\_ID\_DIG bit of the USB OTG status register R32\_USB\_OTG\_SR is 0 at this time, and the controller should be initialized as an A device.

When the B device starts a session, it ensures that the level of VBUS is lower than VSESS\_VLD,min according to RB\_SR\_SESS\_VLD of the OTG status register R32\_USB\_OTG\_SR. If this bit is 0, a new session can be started. If this bit is 1, the RB\_CR\_DISCHAR\_VBUS bit of the OTG control register R32\_USB\_OTG\_CR can be set to 1 to discharge, so that VBUS is less than the session threshold level.

As a class B device, it needs to take power from VBUS, and an external conversion circuit is required, as shown in Figure 22-1.

Figure 23-1 OTG Class B equipment connection diagram



The USB bus pull-up resistor necessary as a USB device can be set by software at any time to enable or not. When RB\_UC\_DEV\_PU\_EN in the USB control register R8\_USB\_CTRL is set to 1, the controller is set according to the speed of RB\_UD\_LOW\_SPEED, which is the DP/DM pin of the USB bus internally. Connect a pull-up resistor and enable the USB device function.

When a USB bus reset, USB bus suspend or wake-up event is detected, or when the USB successfully processes data transmission or data reception, the USB protocol processor will set the corresponding interrupt flag, and if the interrupt enable is turned on, it will also generate a corresponding interrupt request. The application can directly query or query and analyze the interrupt flag register R8 USB INT FG in the USB interrupt service routine, and perform corresponding processing according to RB UIF BUS RST and RB UIF SUSPEND; and, if RB UIF TRANSFER is valid, then it is necessary to continue to analyze the USB interrupt status register R8 USB INT ST, according to the current endpoint number MASK UIS ENDP and the current transaction token PID identify MASK UIS TOKEN for corresponding processing. If the synchronization trigger bit RB UEP R TOG of the OUT transaction of each endpoint is set in advance, then RB U TOG OK or RB UIS TOG OK can be used to judge whether the synchronization trigger bit of the currently received data packet matches the synchronization trigger bit of the endpoint. If the data is synchronized, the data Valid; if the data is out of sync, the data should be discarded. After each USB send or receive interrupt is processed, the synchronization trigger bit of the corresponding endpoint should be modified correctly to detect whether the next data packet sent or received next time is synchronously detected; in addition, setting RB UEP AUTO TOG can be implemented in After successful transmission or reception, the corresponding synchronization trigger bit is automatically flipped.

The data to be sent by each endpoint is in its own buffer, and the length of the data to be sent is independently set in R8\_UEPn\_T\_LEN; the data received by each endpoint is in its own buffer, but the length of the received data is in the USB receive length. In the register R8\_USB\_RX\_LEN, it can be distinguished according to the current endpoint number when the USB receives an interrupt.

Table 23-3 Device related registers

Name	Address	Device related registers Description	Reset value
R8_UDEV_CTRL	0x50000001	USB device physical port control register	0xX0
R8_UEP4_1_MOD	0x5000000C	Endpoint 1(9)/4(8/12) mode control register	0x00
R8_UEP2_3_MOD	0x5000000D	Endpoint 2(10)/3(11) mode control register	0x00
R8_UEP5_6_MOD	0x5000000E	Endpoint 5(13)/6(14) mode control register	0x00
R8_UEP7_MOD	0x5000000F	Endpoint 7(15) mode control register	0x00
R16_UEP0_DMA	0x50000010	Endpoint 0 buffer start address	0xXXXX
R16_UEP1_DMA	0x50000014	Endpoint 1(9) buffer start address	0xXXXX
R16_UEP2_DMA	0x50000018	Endpoint 2 (10) buffer start address	0xXXXX
R16_UEP3_DMA	0x5000001C	Endpoint 3 (11) buffer start address	0xXXXX
R16_UEP4_DMA	0x50000020	Endpoint 4 (8/12) buffer start address	0xXXXX
R16_UEP5_DMA	0x50000024	Endpoint 5(13) buffer start address	0xXXXX
R16_UEP6_DMA	0x50000028	Endpoint 6(14) buffer start address	0xXXXX
R16_UEP7_DMA	0x5000002C	Endpoint 7(15) buffer start address	0xXXXX
R8_UEP0_T_LEN	0x50000030	Endpoint 0 transmit length register	0xXX
R8_UEP0_TX_CTRL	0x50000032	Endpoint 0 transmit control register	0x00
R8_UEP0_RX_CTRL	0x50000033	Endpoint 0 receive control register	0x00
R8_UEP1_T_LEN	0x50000034	Endpoint 1(9) transmit length register	0xXX
R8_UEP1_TX_CTRL	0x50000036	Endpoint 1(9) transmit control register	0x00
R8_UEP1_RX_CTRL	0x50000037	Endpoint 1(9) receive control register	0x00
R8_UEP2_T_LEN	0x50000038	Endpoint 2(10) transmit length register	0xXX
R8_UEP2_TX_CTRL	0x5000003A	Endpoint 2(10) transmit control register	0x00
R8_UEP2_RX_CTRL	0x5000003B	Endpoint 2(10) receive control register	0x00
R8_UEP3_T_LEN	0x5000003C	Endpoint 3(11) transmit length register	0xXX
R8_UEP3_TX_CTRL	0x500003E	Endpoint 3(11) transmit control register	0x00
R8_UEP3_RX_CTRL	0x500003F	Endpoint 3(11) receive control register	0x00
R8_UEP4_T_LEN	0x50000040	Endpoint 4 (8/12) transmit length register	0xXX
R8_UEP4_TX_CTRL	0x50000042	Endpoint 4 (8/12) transmit control register	0x00
R8_UEP4_RX_CTRL	0x50000043	Endpoint 4 (8/12) receive control Register	0x00
R8_UEP5_T_LEN	0x50000044	Endpoint 5(13) transmit length register	0xXX
R8_UEP5_TX_CTRL	0x50000046	Endpoint 5(13) transmit control register	0x00
R8_UEP5_RX_CTRL	0x50000047	Endpoint 5(13) receive control register	0x00
R8_UEP6_T_LEN	0x50000048	Endpoint 6(14) transmit length register	0xXX
R8_UEP6_TX_CTRL	0x5000004A	Endpoint 6(14) transmit control register	0x00
R8_UEP6_RX_CTRL	0x5000004B	Endpoint 6(14) receive control register	0x00
R8_UEP7_T_LEN	0x5000004C	Endpoint 7(15) transmit length register	0xXX
R8_UEP7_TX_CTRL	0x5000004E	Endpoint 7(15) transmit control register	0x00

#### 339

 R8\_UEP7\_RX\_CTRL
 0x5000004F
 Endpoint 7(15) receive control register
 0x00

## 23.2.2.1 USB device physical port control register (R8\_UDEV\_CTRL)

Bit	Name	Access	Description	Reset value
7	RB_UD_PD_DIS	RW	<ul> <li>USB device port UD+/UD- pin internal pull-down resistor control bits:</li> <li>1: Disable internal pull-down; 0: Enable internal pull-down.</li> <li>Can be used in GPIO mode to provide pull-down resistors.</li> </ul>	1
6	Reserved	RO	Reserved	0
5	RB_UD_DP_PIN	RO	Current UD+ pin status: 1: High level; 0: Low level.	Х
4	RB_UD_DM_PIN	RO	Current UD-pin state: 1: High level; 0: Low level.	Х
3	Reserved	RO	Reserved	0
2	RB_UD_LOW_SP EED	RW	<ul><li>USB Device Physical Port Low Speed</li><li>Mode Enable Bit:</li><li>1: Select 1.5Mbps low speed mode;</li><li>0: Select 12Mbps full speed mode.</li></ul>	0
1	RB_UD_GP_BIT	RW	USB device mode general flag, user-defined.	0
0	RB_UD_PORT_E N	RW	USB Device Physical Port Enable Bits: 1: Enable physical port; 0: Disable physical port.	0

### 23.2.2.2 Endpoint 1(9)/4(8/12) mode control register (R8\_UEP4\_1\_MOD)

Bit	Name	Access	Description	Reset value
7	RB_UEP1_RX_E N	RW	<ol> <li>1: Enable endpoint 1(9) to receive (OUT);</li> <li>0: Endpoint 1(9) reception disabled.</li> </ol>	0
6	RB_UEP1_TX_E N	RW	<ol> <li>1: Enable endpoint 1(9) transmission (IN);</li> <li>0: Endpoint 1(9) transmission disabled.</li> </ol>	0
5	Reserved	RO	Reserved	0
4	RB_UEP1_BUF_ MOD	RW	Endpoint 1(9) data buffer mode control bit. Note: When this bit is 1, UEP1_RX_EN and UEP1_TX_EN cannot be 1 at the same time.	0
3	RB_UEP4_RX_E N	RW	<ol> <li>Enable endpoint 4 (8/12) to receive (OUT);</li> <li>Endpoint 4 (8/12) reception is prohibited.</li> </ol>	0

359

2	RB_UEP4_TX_E N	RW	<ol> <li>Enable endpoint 4 (8/12) to send (IN);</li> <li>Endpoint 4 (8/12) transmission disabled.</li> </ol>	0
1	Reserved	RO	Reserved	0
0	RB_UEP4_BUF_ MOD	RW	Endpoint 4 (8/12) data buffer mode control bits. Note: When this bit is 1, UEP4_RX_EN and UEP4_TX_EN cannot be 1 at the same time. <i>Note: This bit control only supports</i> <i>CH32V103x series.</i>	0

Note: The endpoint 1 configuration option maps endpoint 9, and the endpoint 4 configuration option maps endpoints 8 and 12.

Bit	Name	Access	Description	Reset value
7	RB_UEP3_RX_EN	RW	<ol> <li>Enable endpoint 3 (11) to receive (OUT);</li> <li>Endpoint 3 (11) reception is prohibited.</li> </ol>	0
6	RB_UEP3_TX_EN	RW	<ol> <li>1: Enable endpoint 3 (11) to send (IN);</li> <li>0: Endpoint 3 (11) transmission is prohibited.</li> </ol>	0
5	Reserved	RO	Reserved	0
4	RB_UEP3_BUF_M OD	RW	Endpoint 3(11) data buffer mode control bit. Note: When this bit is 1, UEP3_RX_EN and UEP3_TX_EN cannot be 1 at the same time.	0
3	RB_UEP2_RX_EN	RW	<ol> <li>Enable endpoint 2 (10) to receive (OUT);</li> <li>Endpoint 2 (10) reception is prohibited.</li> </ol>	0
2	RB_UEP2_TX_EN	RW	<ol> <li>1: Enable endpoint 2 (10) to send (IN);</li> <li>0: Endpoint 2 (10) transmission is prohibited.</li> </ol>	0
1	Reserved	RO	Reserved	0
0	RB_UEP2_BUF_M OD	RW	Endpoint 2(10) data buffer mode control bit. Note: When this bit is 1, UEP2_RX_EN and UEP2_TX_EN cannot be 1 at the same time.	0

#### 23.2.2.3 Endpoint 2(10)/3(11) mode control register (R8\_UEP2\_3\_MOD)

Note: The endpoint 2 configuration options map to endpoint 10, and the endpoint 3 configuration options map to endpoint 11.

23.2.2.4 Endpoint 5(13)/6(14) mode control register (R8\_UEP5\_6\_MOD)

Bit	Name	Access	Description	Reset value
7	RB_UEP6_RX_EN	RW	<ol> <li>Enable endpoint 6 (14) to receive (OUT);</li> <li>Endpoint 6 (14) reception is prohibited.</li> </ol>	0
6	RB_UEP6_TX_EN	RW	<ol> <li>Enable endpoint 6(14) to send (IN);</li> <li>Endpoint 6(14) transmission is prohibited.</li> </ol>	0
5	Reserved	RO	Reserved	0
4	RB_UEP6_BUF_MOD	RW	Endpoint 6(14) data buffer mode control bit. Note: When this bit is 1, UEP6_RX_EN and UEP6_TX_EN cannot be 1 at the same time.	0
3	RB_UEP5_RX_EN	RW	<ol> <li>Enable endpoint 5 (13) to receive (OUT);</li> <li>Endpoint 5(13) reception is prohibited.</li> </ol>	0
2	RB_UEP5_TX_EN	RW	<ol> <li>Enable endpoint 5(13) to send (IN);</li> <li>Endpoint 5(13) transmission is prohibited.</li> </ol>	0
1	Reserved	RO	Reserved	0
0	RB_UEP5_BUF_MOD	RW	Endpoint 5(13) data buffer mode control bit. Note: When this bit is 1, UEP5_RX_EN and UEP5_TX_EN cannot be 1 at the same time	0

*Note: The endpoint 5 configuration options map to endpoint 13, and the endpoint 6 configuration options map to endpoint 14.* 

	Bit	Name	Access	Description	Reset value
Γ	[7:4]	Reserved	RO	Reserved	0
	3	RB_UEP7_RX_E N	RW	<ol> <li>Enable endpoint 7(15) to receive (OUT);</li> <li>Endpoint 7 (15) reception is prohibited.</li> </ol>	0
	2	RB_UEP7_TX_E N	RW	<ol> <li>Enable endpoint 7(15) to send (IN);</li> <li>Endpoint 7(15) transmission is prohibited.</li> </ol>	0
	1	Reserved	RO	Reserved	0
	0	RB_UEP7_BUF_ MOD	RW	Endpoint 7(15) data buffer mode control bit.	0

### 23.2.2.5 Endpoint 7(15) mode control register (R8\_UEP7\_MOD)

Note: The endpoint 7 configuration option maps to endpoint 15.

The data buffer mode of USB endpoints 1-15 is configured by the combination of RB\_UEPn\_RX\_EN and RB\_UEPn\_TX\_EN and RB\_UEPn\_BUF\_MOD, please refer to Table 23-4 for details. Among them, in the dual 64-byte buffer mode, the first 64-byte buffer will be selected according to RB\_UEP\_\*\_TOG=0 during USB data transmission, and the last 64-byte buffer will be selected according to RB\_UEP\_\*\_TOG=1, and RB\_UEP\_AUTO TOG=1 can be set. Realize automatic switching.

RB_UEPn _RX_EN	RB_UEPn _TX_EN	RB_UEPn _BUF_M OD	Description: R16_UEPn_DMA is the starting address arranged from low to high
0	0	Х	The endpoint is disabled and the R16_UEPn_DMA buffer is not used.
1	0	0	Single 64-byte receive buffer (OUT).
1	0	1	Dual 64-byte receive buffer (OUT), selected by RB_UEP_R_TOG.
0	1	0	Single 64-byte transmit buffer (IN).
0	1	1	Dual 64-byte transmit buffer (IN), selected by RB_UEP_T_TOG.
1	1	0	A single 64-byte receive buffer (OUT), a single 64-byte transmit buffer (IN).
1	1	1	Dual 64-byte receive buffer (OUT), selected by RB_UEP_R_TOG, Dual 64-byte transmit buffer (IN), selected by RB_UEP_T_TOG. All 256 bytes are arranged as follows: UEPn_DMA+0 address: endpoint receiving address when RB_UEP_R_TOG=0; UEPn_DMA+64 address: endpoint receiving address when RB_UEP_R_TOG=1; UEPn_DMA+128 address: endpoint sending address when RB_UEP_T_TOG=0; UEPn_DMA+192 address: endpoint sending address when RB_UEP_T_TOG=1.

Table 23-4Endpoint N buffer mode (n=1-7)
--

Note: The configuration options in Table 21-4 support n=1-7, and endpoint 8-15 configuration maps endpoint 1-7 configuration.

Endpoint n buffer start address (R8\_UEPn\_DMA) (n=0-7)

Bit	Name	Acce ss	Description	Reset Value
[17:0]	R8_UEPn_DMA	RW	Endpoint n buffer start address. The lower 15 bits are valid, and the address must be 4-byte aligned.	Х

Note: 1. The length of the buffer for receiving data  $\geq = \min$  (maximum packet length that may be received + 2 bytes, 64 bytes).

2. Endpoint DMA configuration supports 0-7 endpoints, and can map and configure endpoints 8-15 endpoints.

Bit	Name	Access	Description	Reset value
[9:0]	R8_UEP3_T_LEN	RW	Sets the number of bytes of data that USB endpoint 3 is ready to send.	Х
[7:0]	R8_UEPn_T_LEN	RW	Set the number of data bytes that the USB endpoint n is ready to send (n=0, 1, 2, 4, 5, 6, 7).	

23.2.2.6 Endpoint n transmit length register	(R16 UEPn T LEN) (n=0-7)

Note 1. Endpoint sending length configuration supports endpoint0 to endpoint7, which can be mapped to configure the sending of endpoint8 to endpoint15.

2. The host sends a maximum of 1023 bytes (for isochronous endpoints)

Bit	Name	Access	Description	Reset value
[7:4]	Reserved	RO	Reserved	0
3	RB_UEP_T_AUTO_ TOG	RW	Thesynchronizationtriggerbitautomatically flips the enable control bit:1: After the data is sent successfully, thecorresponding synchronization trigger bitis automatically flipped;0: No automatic flip, can be switchedmanually.Note: This bit is reserved for endpoint 0.	0
2	RB_UEP_T_TOG	RW	<ul><li>Synchronization trigger bit prepared by</li><li>the transmitter of USB endpoint n</li><li>(handling IN transaction):</li><li>1: Send DATA1; 0: Send DATA0.</li></ul>	00Ь
[1:0]	MASK_UEP_T_RES	RW	Response control by the sender of endpoint n to IN transaction: 00: DATA0/DATA1 data is ready and ACK is expected; 01: Reply to DATA0/DATA1 and expect no response, for real-time/synchronous transmission of non-endpoint 0; 10: Answer NAK or busy; 11: Response STALL or error.	00Ь

#### 23.2.2.7 Endpoint n control register (R8\_UEPn\_TX\_CTRL) (n=0-7)

Note: Endpoint configuration supports 0-7 endpoints, which can be mapped to configure endpoints 8-15 endpoints.

23.2.2.8 Endpoint n control register	(R8 UEPn RX CTRL)	n=0-7)

Bit	Name	Access	Description	Reset value
[7:4]	Reserved	RO	Reserved	0
3	RB_UEP_R_AUTO_	RW	The synchronization trigger bit	0

	TOG		<ul> <li>automatically flips the enable control bit:</li> <li>1: Automatically flip the corresponding synchronization trigger bit after the data is successfully received;</li> <li>0: No automatic flip, can be switched manually.</li> <li>Note: This bit is reserved for endpoint 0.</li> </ul>	
2	MASK_UEP_R_TOG	RW	<ul> <li>Sync trigger bit expected by receiver of USB endpoint n (handling OUT transaction):</li> <li>1: DATA1 is expected; 0: DATA0 is expected.</li> </ul>	00ь
[1:0]	MASK_UEP_R_RES	RW	Receiver of endpoint n responds to OUT transaction control: 00: reply ACK; 01: timeout/no response, for real-time/synchronous transmission of non-endpoint 0; 10: Answer NAK or busy; 11: Response STALL or error.	00ь

Note: Endpoint configuration supports 0-7 endpoints, which can be mapped to configure endpoints 8-15.

### 22.2.3 USB host register

In USB OTG host mode, the chip provides a set of bidirectional host endpoints, including a sending endpoint OUT and a receiving endpoint IN, the maximum length of a data packet is 1023 bytes, and supports control transfer, interrupt transfer, bulk transfer and real-time/ Synchronous transmission.

In USB OTG host mode, if the controller cannot provide 5V power for VUBS, an external charge pump is required. If the application board can provide 5V power, the analog switch can be used to control the on and off of VBUS, as shown in Figure 23-2.




Figure 23-2 OTG Connection of Class A equipment

Each USB transaction initiated by the host endpoint always automatically sets the RB\_UIF\_TRANSFER interrupt flag after processing. The application can directly query or query and analyze the interrupt flag register R8\_USB\_INT\_FG in the USB interrupt service routine, and perform corresponding processing according to each interrupt flag; and, if RB\_UIF\_TRANSFER is valid, then continue to analyze the USB interrupt status register R8\_USB\_INT\_ST, according to the current USB The response PID of the transmission transaction identifies MASK\_UIS\_H\_RES for corresponding processing.

If the synchronization trigger bit (RB\_UH\_R\_TOG) of the IN transaction of the host receiving endpoint is set in advance, then RB\_U\_TOG\_OK or RB\_UIS\_TOG\_OK can be used to judge whether the synchronization trigger bit of the currently received data packet matches the synchronization trigger bit of the host receiving endpoint. If synchronized, the data is valid; if the data is not synchronized, the data should be discarded. After each USB send or receive interrupt is processed, the synchronization trigger bit of the corresponding host endpoint should be modified correctly to synchronize the data packet sent next time and detect whether the data packet received next time is synchronized; in addition, by setting RB\_UH\_T\_AUTO\_TOG And RB\_UH\_R\_AUTO\_TOG can automatically flip the corresponding synchronization trigger bit after successful transmission or successful reception.

The USB host token setting register R8\_UH\_EP\_PID is used to set the endpoint number of the target device to be operated and the token PID packet identification of this USB transfer transaction. The data corresponding to the SETUP token and the OUT token is provided by the host sending endpoint, the data to be sent is in the R16\_UH\_TX\_DMA buffer, and the length of the data to be sent is set in R16\_UH\_TX\_LEN; the data corresponding to the IN token is returned by the target device to the host for reception Endpoint, the received data is stored in the R16\_UH\_RX\_DMA buffer, the received data length is stored in R16\_USB\_RX\_LEN, and the maximum packet length that the host endpoint can receive needs to be written to the R16\_UH\_RX\_MAX\_LEN register in advance.

Name	Access address	Description	Reset value
R8_UHOST_CTRL	0x50000001	USB host physical port control register	0xX0
R32_UH_EP_MOD	0x5000000D	USB host endpoint mode control register	0x00
R16_UH_RX_DMA	0x50000018	USB host receive buffer start address	Х
R16_UH_TX_DMA	0x5000001C	USB host transmit buffer start address	Х
R16_UH_SETUP	0x50000036	USB host auxiliary setup register	0x00
R8_UH_EP_PID	0x50000038	USB host token setup register	0x00
R8_UH_RX_CTRL	0x5000003A	USB host receive endpoint control register	0x00
R16_UH_TX_LEN	0x5000003C	USB host transmit length register	Х
R8_UH_TX_CTRL	0x5000003E	USB host transmit endpoint control register	0x00

Table 23-5 Host Related Register List

## 22.2.3.1 USB host physical port control register (R8\_UHOST\_CTRL)

Bit	Name	Access	Name	Reset value
7	RB_UH_PD_DIS	RW	Internal pull-down resistor control bits for USB host port UD+/UD- pins: 1: Disable internal pull-down; 0: Enable internal pull-down. Can be used in GPIO mode to provide pull-down resistors.	1
6	Reserved	RO	Reserved	0
5	RB_UH_DP_PIN	RO	Current UD+ pin status: 1: High level; 0: Low level.	Х
4	RB_UH_DM_PIN	RO	Current UD-pin state: 1: High level; 0: Low level.	Х
3	Reserved	RO	Reserved	0
2	RB_UH_LOW_SPEED	RW	USB host port low-speed mode enable bits: 1: Select 1.5Mbps low speed mode; 0: Select 12Mbps full speed mode.	0
1	RB_UH_BUS_RESET	RW	USB host mode bus reset control bits: 1: Force output USB bus reset; 0: End output.	0
0	RB_UH_PORT_EN	RW	<ul><li>USB host port enable bits:</li><li>1: enable the host port;</li><li>0: Disable the host port.</li><li>This bit is automatically cleared to 0 when the USB device is disconnected.</li></ul>	0

Bit	Name	Access	Description	Reset value
7	Reserved	RO	Reserved	0
6	RB_UH_EP_TX_EN	RW	<ul><li>The host transmits the endpoint transmit (SETUP/OUT) enable bit:</li><li>1: Enable endpoint sending;</li><li>0: Endpoint transmission is prohibited.</li></ul>	0
5	Reserved	RO	Reserved	0
4	RB_UH_EP_TBUF_ MOD	RW	Host transmit endpoint transmit data buffer mode control bits.	0
3	RB_UH_EP_RX_EN	RW	<ul><li>Host Receive Endpoint Receive (IN)</li><li>Enable Bit:</li><li>1: Enable endpoint reception;</li><li>0: Endpoint reception is disabled.</li></ul>	0
[2:1]	Reserved	RO	Reserved	0
0	RB_UH_EP_RBUF_ MOD	RW	USB host receive endpoint receive data buffer mode control bits.	0

The host transmit endpoint data buffer mode is controlled by the combination of RB\_UH\_EP\_TX\_EN and RB\_UH\_EP\_TBUF\_MOD, refer to the table below.

RB_UH_EP_TX_	RB_UH_EP_TBUF_	Description: Take R16_UH_TX_DMA as the starting
EN	MOD	address
0	Х	The endpoint is disabled and the R16_UH_TX_DMA buffer is not used.
1	0	Single 64-byte transmit buffer (SETUP/OUT).
1	1	Dual 64-byte transmit buffer, selected by RB_UH_T_TOG: When RB_UH_T_TOG=0, select the first 64-byte buffer; The last 64-byte buffer is selected when RB_UH_T_TOG=1.

The host receive endpoint data buffer mode is controlled by the combination of RB\_UH\_EP\_RX\_EN and RB\_UH\_EP\_RBUF\_MOD, refer to the table below.

RB_UH_EP_RX_EN RB_UH_EP_RBUF_MOD		Structure description: R16_UH_TX_DMA is the starting address
0	Х	The endpoint is disabled and the R16_UH_RX_DMA buffer is not used.
1	0	Single 64-byte receive buffer (IN).
1	1	Dual 64-byte receive buffers, selected by RB_UH_R_TOG: When RB_UH_R_TOG=0, select the first

Table23-7 Host receive buffer mode

64-byte buffer;
The last 64-byte buffer is selected when
RB_UH_R_TOG=1.

USB host receive buffer start address (R16\_UH\_RX\_DMA)

Bit	Name	Access	Description	Reset value
[15:0]	R16_UH_RX_DMA	RW	Host endpoint data receive buffer start address. The lower 15 bits are valid, and the address must be 4-byte aligned.	Х

USB host transmit buffer start address (R16\_UH\_TX\_DMA)

Bit	Name	Access	Description	Reset value
[15:0]	R16_UH_TX_DMA	RW	Host endpoint data send buffer start address. The lower 15 bits are valid, and the address must be 4-byte aligned.	Х

# 22.2.3.3 USB host auxiliary setup register (R16\_UH\_SETUP)

Bit	Name	Access	Description	Reset value
[15:11]	Reserved	RO	Reserved	0
10	RB_UH_PRE_PID _EN	RW	Low-speed preamble packet PRE PID enable bit: 1: Enable, used to communicate with low-speed USB devices through an external HUB. 0: Disable low-speed preamble packets.	0
[9:3]	Reserved	RO	Reserved	0
2	RB_UH_SOF_EN	RW	Automatically generate SOF packet enable bit: 1: The host automatically generates a SOF package; 0: Disable the automatic SOF function.	
[1:0]	Reserved	RO	Reserved	0

## 22.2.3.4 USB host token setup register (R8\_UH\_EP\_PID)

Bit	Name	Access	Description	Reset value
[7:4]	MASK_UH_TOKEN	RW	Set the token PID identifier of this USB transfer transaction.	0

[3:0]	MASK_UH_ENDP	RW	Set the endpoint number of the target device to be operated this time.	0
-------	--------------	----	--	---

# 22.2.3.5 USB host receive endpoint control register (R8\_UH\_RX\_CTRL)

Bit	Name	Access	Description	Reset value
[7:4]	Reserved	RO	Reserved	0
3	RB_UH_R_AUTO_T OG	RW	RWThe synchronization trigger bit automatically flips the enable control bit: 1: Automatically flip the corresponding expected synchronization trigger bit (RB_UH_R_TOG) after successful data reception; 0: Manual control synchronization trigger 	
2	RB_UH_R_TOG	RW	Synchronization Trigger Bits Prepared bythe Master Receiver (handling INTransactions):1: no response, for real-time/synchronoustransmission of non-zero endpoints;0: Acknowledge ACK.	0
1	Reserved	RO	Reserved	0
0	RB_UH_R_RES	RO	Master Receiver Response Control Bits to IN Transactions: 1: no response, for real-time/synchronous transmission of non-zero endpoints; 0: Acknowledge ACK.	0

## 22.2.3.6 USB host transmit length register (R16\_UH\_TX\_LEN)

Bit	Name	Access	Description	Reset value
[16:0]	R16_UH_TX_LEN	RW	Sets the number of bytes of data that the USB host sending endpoint is ready to send.	Х

## 22.2.3.7 USB host transmit endpoint control register (R8\_UH\_TX\_CTRL)

Bit	Name	Access	Description	Reset value
[7:4]	Reserved	RO	Reserved	0
3	RB_UH_T_AUTO_T OG	RO	The synchronization trigger bitautomatically flips the enable control bit:1: Automatically flip the correspondingsynchronization trigger bit(RB_UH_T_TOG) after the data is sent	0

			successfully; 0: Manual control synchronization trigger	
			bit (RB_UH_T_TOG).	
2	RB_UH_T_TOG	RW	Sync trigger bits prepared by USB hosttransmitter(handlingSETUP/OUTtransactions):1: means to send DATA1;0: Indicates sending DATA0.	0
1	Reserved	RO	Reserved	0
0	RB_UH_T_RES	RW	USB Host Transmitter Response Control Bits to SETUP/OUT Transactions: 1: expect no response, for real-time/synchronous transmission of non-zero endpoints; 0: ACK is expected.	0

# **Chapter 24 Controller area network (CAN)**

# The module descriptions in this chapter are applicable to some products of the CH32F2x, CH32V2x and CH32V3x microcontroller series.

Controller Area Network is a high-performance communication protocol for serial data communication. The CAN controller provides a complete implementation of the CAN protocol, supporting CAN protocols 2.0A and 2.0B. The CAN controller can be used to construct a powerful local area network to realize safe distributed real-time control, process a large number of data packets with a small CPU load, and has a wide range of applications in the industrial and automotive fields.

## 24.1 Main features

- Compatible with CAN specification 2.0A and 2.0B
- Programmable transfer rate up to 1Mbit/s
- Support time-triggered communication function to avoid low-priority message blocking
- Support 3 sending mailboxes, the priority of sending messages can be determined by the message identifier or the order of sending requests, and can record the time stamp of the SOF moment of sending the message
- Support 2 receive FIFOs with 3-level mailbox depth, 28 message filter groups can be configured, high-capacity products CAN1 and CAN2 share 28 filters, each filter group can be configured as 32 or 16-bit mode, mask bit Or identifier list mode, which can minimize the software's intervention in packet filtering, flexible FIFO overflow processing, and can record the time stamp of the SOF moment of the received packet
- Occupies 4 interrupt vectors, each interrupt source can be configured independently

## 24.2 CAN controller working mode

The CAN controller can operate the SLEEP or INRQ bits in the register CAN\_CTLR to switch between the initialization mode, sleep mode and normal mode.

#### 24.2.1 Initialization mode

After reset, CAN works in sleep mode by default to reduce power consumption. At this time, the sending and receiving of messages is prohibited, the internal pull-up resistor of the TX pin is enabled, and the TX pin outputs a recessive bit. The INRQ bit in the register CAN\_CTLR is set to 1, and the CAN controller is requested to enter the initialization mode. When the INAK bit of the register CAN\_STATR is automatically set to 1, the initialization state is successfully entered. Similarly, clear the INRQ bit in the register CAN\_CTLR to request the CAN controller to exit the initialization mode. When the INAK bit of the register CAN\_STATR is automatically cleared to 0, the initialization state is successfully exited.

The filter group can be initialized in the non-initialization mode, but the FINIT bit of the register CAN\_FCTLR must be set to 1, and the reception of the message is prohibited at this time.

#### 24.2.2 Sleep mode

Set the SLEEP bit in the CAN\_CTLR register to 1 to request the CAN controller to enter the sleep mode. When the SNAK bit of the CAN\_STATR register is automatically set to 1, the CAN successfully enters the sleep mode. At this time, the clock of the CAN controller stops, but the mailbox register is still accessible.

To enter the initialization mode from sleep mode, the SLEEP bit of CAN\_CTLR must be cleared to 0 and the INRQ bit to 1. When the INAK bit of the register CAN\_STATR is automatically set to 1, the switch to the initialization state is completed.

To enter normal mode from sleep mode, the SLEEP bit of CAN\_CTLR must be cleared to 0. When the SNAK bit of the register CAN\_STATR is automatically cleared to 0, the normal mode is entered.




Figure 24-1 CAN working mode switch

## 24.3 CAN controller test mode

In the initialization mode, operate the SILM and LBKM bits of the register CAN\_BTIMR to select a test mode, and then exit the initialization mode and enter the test mode by clearing the INRQ bit of the register CAN\_CTLR. There are 3 test modes: silent mode, loopback mode and silent loopback mode.

#### 24.3.1 Silent mode

Setting the SILM bit in register CAN\_BTIMR to 1 can optionally enter silent mode. In this mode, the CAN controller can receive, but cannot send messages to the outside world. It is always in a recessive bit to the outside world, which can avoid affecting the bus, but the message can be received by the controller of the node where it is located. Usually, silent mode is used for the status analysis of the CAN bus.

#### 24.3.2 Loopback mode

By setting the LBKM bit of the register CAN\_BTIMR to 1, the loopback mode can be selected. In this mode, the CAN controller can send external messages, but cannot receive external messages, but the sent messages can be received by the controller of the node where it is located, and the reception filtering mechanism is effective. Usually loopback mode is used for transceiver testing of CAN controllers.

#### 24.3.3 Silent loopback mode

Setting the SILM and LBKM bits in register CAN\_BTIMR to 1 can optionally enter silent loopback mode. This

mode is usually used for the closed self-test of the CAN controller. In this mode, it has no effect on the CAN bus, the RX pin is disconnected from the bus, and the TX pin is set to a recessive bit.




Figure 24-2 CAN 3 test modes of the bus

## 24.4 MCU working state of CAN controller in debug mode

When the MCU enters the debug mode, the kernel is in a suspended state, but it can be determined whether the CAN controller is in a normal operation or a stop state through the configuration bits in the debug module.

## 24.5 CAN controller functional description

#### 24.5.1 Transmit processing flow

The transmit processing flow is as follows: If there are vacant mailboxes among the 3 sending mailboxes, the application layer software only has write permission to the registers of the vacant mailboxes, and operates the registers CAN\_TXMIRx, CAN\_TXMDTRx, CAN\_TXMDLRx and CAN\_TXMDHRx, and can set the message identifier, message message length, time stamp, and message data. After the data is ready, the TXRQ bit of the register CAN\_TXMIRx is set to 1 to request transmission, the mailbox enters the registered state, and the priority is queued; once it becomes the highest priority mailbox, it becomes the scheduled transmission state and waits for the CAN bus to be idle; when the CAN bus is idle When the message is scheduled to be sent, the message of the mailbox will enter the sending state immediately; after the message is sent, the mailbox will become a vacant mailbox again, and the RQCP and TXOK bits of the register CAN\_TSTATR are set to 1 to indicate that the sending is successful; if the arbitration fails during sending, the ALST of the register CAN\_TSTATR Set to 1, TERR set to 1 if an error is sent.

#### 24.5.2 Transmit priority

The transmit priority can be determined by the identifier or the order of sending requests. The TXFP position of the register CAN\_CTLR is 1 and sent according to the order of sending requests. According to the order of sending requests, it is mainly used for segmented sending; the TXFP bit is cleared to 0 and sent according to the priority of the identifier. In order, the smaller the identifier is, the higher the priority is. In the case of the same identifier, the mailbox with the lower number has a higher priority.

#### 24.5.3 Transmit abort processing

If the ABRQ bit in the register CAN\_TSTATR is set, the transmission request can be aborted. When the mailbox status is registered or scheduled to send, the sending request is directly aborted; when the mailbox is in

the sending state, the abort request may succeed (stop sending) or fail (sending complete), and the result can be determined by the TXOK bit in the CAN\_TSTATR register. Inquire.

#### 24.5.4 Time-based trigger mode


When the traditional CAN communication bus is busy, it is easy to cause low-priority messages to be blocked for a long time, and even cannot meet the requirements of its time limit. In order to solve the bottleneck, related protocols based on time-triggered mode have been introduced. Such protocols have a certain scale of application in the industry, and the functions based on time-triggered mode are the application of such protocols.

There are 2 modes to choose from in the time-triggered mode. To use this mode, the automatic retransmission function needs to be turned off. The default mode and enhanced mode are selected by configuring the MODE bit of the CAN TTCTLR register. Set the TTCM and NART bits of the register CAN CTLR to 1, enable the time-triggered mode and disable automatic retransmission. The MODE bit of the CAN TTCTLR register defaults to 0. At this time, it works in the default mode, and the internal timer is activated to generate the send and receive mailboxes. Time stamp, the timer accumulates at the CAN bit time, and the internal timer is sampled at the sampling point position of the frame start bit received and sent to generate a time stamp. If the enhanced mode is used, the MODE bit of the CAN TTCTLR register needs to be set to 1 to enable the enhanced mode. Using this mode, there must be 3 or more nodes in the entire CAN network, one of which sends the time reference, and the other After the node receives the time stamp of the reference node, it resets the internal counter by writing 1 to the TIMRST bit of the CAN TTCTLR register, and synchronizes the internal counter, so that in addition to the node that sends the time reference, the rest of the CAN nodes achieve time synchronization, and then The data to be sent is written into the sending mailbox, and the time-triggered count value (TIMCNT in the CAN TTCNT register) and the final count value of the internal counter (TIMCMV in the CAN TTCTLR register) of each node are configured in turn. The time-triggered count value and the final count value of the internal counter are determined by the CAN node After the configuration is completed, each node waits for the internal counter to count to the time-triggered count value, and then triggers the sending action.

#### 24.5.5 Receive processing flow

The reception of CAN bus messages is completed by the controller hardware without the intervention of the MCU, which reduces the processing load of the MCU. The received messages are stored in 2 FIFOs with 3-level mailbox depth according to the setting of the register CAN\_FAFIFOR. If the application layer needs to obtain the message, it can only read the valid received message through the receiving FIFO mailbox.

Initially, the receiving FIFO is empty, and the value of FMR[1:0] in the receiving FIFO register CAN\_RFIFOx is binary 00b. After receiving a valid receiving message, it becomes the registered 1 state, and the controller automatically changes the FMR[1:0] in the receiving FIFO register CAN\_RFIFOx. 1:0] Set binary 01b; if the mailbox data registers CAN\_RXMDLRx and CAN\_RXMDHRx are read at this time, the mailbox is released by setting the RFOM bit of the receiving FIFO register CAN\_RFIFOx to 1, and the receiving FIFO state becomes empty again; if it is not released in the registered 1 state Mailbox, after the next valid receiving message is received, the receiving FIFO state is switched to the registered 2 state. At this time, the FMR[1:0] of the receiving FIFO register CAN\_RFIFOX is automatically set to binary 10b; if the mailbox data register is read and the mailbox is released, Then the state returns to registered 1; if the mailbox is not released in the registered 2 state, the message is receiving FIFO enters the registered 3 state; also in the registered 3 state, the message is read and the mailbox is released, then the registered 2 state is returned; if the registered 3 state is not If the mailbox is released, when the next valid packet is received, packet loss will inevitably occur.



In the case of message loss above, that is, the receiving FIFO is full, and the message overflow causes the message to be lost. The FOVR bit of the receiving FIFO register CAN\_RFIFOx will be automatically set to 1 by hardware for overflow query. When the RFLM bit of the register CAN\_CTLR is set to 1, the receiving FIFO locking function is enabled, and the discarded message is a new received message; when the RFLM bit of the register CAN\_CTLR is cleared to 0, the receiving FIFO locking function is disabled. Among the 3 original messages of the receiving FIFO, The last received message will be overwritten by the new message.

When the relevant bit of the register CAN\_INTENR is set, an interrupt can be generated when the state of the receiving FIFO is switched, so as to process the received message more efficiently, see section 24.6 CAN interrupt for details.

#### 24.5.6 Received message identifier filtering

There are up to 28 filter groups in the module. By setting the filter group, each CAN node can receive the packets that meet the filtering rules, and the packets that do not meet the filtering rules are discarded by hardware without software intervention.

Each filter bank consists of 2 32-bit registers CAN\_FxR0 and CAN\_FxR1. The bit width of the filter group can be independently configured as a 32-bit filter or 2 16-bit filters by setting each bit of the register CAN\_FSCFGR. Each filter group can be configured as mask bit or identifier list mode by setting each bit of register CAN\_FMCFGR, and each filter group can be enabled or disabled by setting each bit of register CAN\_FWR. Setting each bit of the register CAN\_FAFIFOR can select which receive FIFO the message that passes the filter is stored in.

As shown in Table 24-1 below, in the mask bit mode, the 2 registers are the identifier register and the mask register, which need to be used together. Each bit of the identifier register indicates that the expected value of the corresponding bit is dominant or recessive. Each bit of the register indicates whether the corresponding bit needs to be consistent with the expected value of the corresponding identifier register bit.

identifier register	CAN_FxR1[31:24]	CAN_FxR1[23:16]	CAN_FxR1[15:8]	CAN_FxR1[7:0]
mask bit register	CAN_FxR2[31:24]	CAN_FxR2[23:16]	CAN_FxR2[15:8]	CAN_FxR2[7:0]
map	STID[10:3]	STID[2:0] EXID[17:	3] EXID[12:5]	EXID[4:0] IDE RTR 0

Table 24-1 32Bit Mask Bit Pattern

In the identifier list mode, both registers are used as identifier registers, and each bit of the received message identifier must be consistent with one of the registers to pass the filter.

identifier register	CAN_FxR1[31:24]	CAN_Fx	R1[23:16]	CAN_FxR1[15:8]	CAN_FxR1['	7:0]
mask bit register	CAN_FxR2[31:24]	CAN_Fx	R2[23:16]	CAN_FxR2[15:8]	CAN_FxR2[	7:0]
map	STID[10:3]	STID[2:0]	EXID[17:13]	EXID[12:5]	EXID[4:0] IDE F	RTR 0

Table 24-2 32Bit Identifier List Mode

In 16-bit mode, the register group is divided into 4 registers, and the mask bit mode of each group of filters can have 2 filters, each of which contains a 16-bit identifier register and a 16-bit identifier register. Mask registers; all 4 registers are used as identifier registers in identifier list mode.

Identifier register n CAN FxR1[15:8] CAN FxR1[7:0] Mask bit register n CAN FxR1[31:24] CAN FxR1[23:16] Identifier register n+1 CAN FxR2[7:0] CAN FxR2[15:8] Mask bit register n+1 CAN FxR2[31:24] CAN FxR2[23:16] Map STID[10:3] STID[2:0] RTR IDE EXID[17:15]

Table 24-4   16Bit Identifier List Mode						
Identifier register n	CAN_FxR1[15:8]	CAN_FxR1[7:0]				
Mask bit register n	CAN_FxR1[31:24]		CAN_F	xR1[23:16]		
Identifier register n+1	1 CAN_FxR2[15:8]		CAN_FxR2[7:0]			
Mask bit register n+1	CAN_FxR2[31:24]	CAN_FxR2[23:16]				
Map	STID[10:3]	STID[2:0]	RTR	IDE	EXID[17:15]	

When the message enters the FIFO mailbox, it will be read and stored by the application program. Usually, the application program distinguishes the message data according to the message identifier. The CAN controller provides a filter number for the messages filtered by different filters in the receiving FIFO, and the number is stored in FMI[7:0] of the register CAN RXMDTRx, regardless of whether the filter group is enabled or not. The numbering scheme is detailed in the example in Figure 22-4.

When a packet can be filtered by multiple filters, the filter number stored in the receiving mailbox determines which filter number is stored according to the filter priority rules. The filter priority rules are as follows:


- All 32-bit filters have higher priority than 16-bit filters
- For filters of the same width, the filter of the identifier list has higher priority than the filter of the mask bit pattern
- Filters with the same width and pattern, filters with smaller numbers have higher priority

As shown in Figure 22-5: When receiving a message, the identifier is first matched and filtered with the 32-bit identifier list pattern filter. If there is no match, it is matched and filtered with the 32-bit mask bit pattern filter. If there is no match, continue It is matched and filtered with the 16-bit identifier list pattern filter. If there is no match, it is finally matched and filtered with the 16-bit mask bit pattern filter. Finally, if there is no match, the message will be discarded. If there is a match, the message will be stored in the mailbox of the receiving FIFO. The identifier number is stored in the FMI of register CAN RXMDTRx.



#### Figure 24-4 Example of filter number

Figure 24-5 Filter Example



#### 24.5.7 Error handling

The CAN controller relies on the status error register CAN\_ERRSR for error management on the bus. The TEC and REC in the status error register CAN ERRSR represent the sending and receiving error count values


respectively, which increase with the increase of the sending and receiving errors and decrease when the sending and receiving is successful. The stability of the CAN bus can be judged according to their values.


When the TEC and REC in the status error register CAN\_ERRSR are less than 128, the current CAN node is in an error active state, can normally participate in bus communication, and sends an active error flag when an error is detected.

When the TEC and REC in the status error register CAN\_ERRSR are greater than 127, the current CAN node is in an error passive state, and when an error is detected, it is not allowed to issue an active error flag, but only a passive error flag.

When the TEC in the status error register CAN\_ERRSR is greater than 255, the current CAN node enters the offline state.

When the bus monitors the occurrence of 11 consecutive recessive bits for 128 times, it restores to the active state of the error. The restoration method is affected by the ABOM bit in the main control register CAN\_CTLR. If ABOM is set to 1, the hardware automatically exits the offline state. If ABOM is 0, the software needs to operate the INRQ bit to enter the initialization mode, and then exit the initialization to exit the offline state.





#### 24.5.8 Bit timing

According to the CAN bus standard, each bit time is divided into 4 segments: synchronization segment, propagation time segment, phase buffer segment 1 and phase buffer segment 2. These segments consist of minimum time units Tq. The CAN controller monitors CAN bus changes by sampling and synchronizes by the edge of the frame start bit


The CAN controller re-divides the above 4 segments into 3 segments, which are:

- Synchronization segment (SS): That is, the synchronization segment in the CAN standard, which is fixed as a minimum time unit. Under normal circumstances, the expected bit transition occurs within this time period.
- Time period 1 (BS1): contains the propagation time period and phase buffer period 1 in the CAN standard, can be set to contain 1 to 16 minimum time units, and can be automatically extended to compensate for the frequency accuracy error band of different nodes on the CAN bus The incoming phase shifts forward. The time period ends at the sampling point location.
- Time period 2 (BS2): that is, the phase buffer section 2 in the CAN standard, which can be set to 1 to 8


minimum time units, and can be automatically shortened to compensate for the negative phase caused by the frequency accuracy error of different nodes on the CAN bus. to drift.


The resynchronization jump width (SJW) is the upper limit of the minimum number of time units that can be extended and reduced in each bit, and the range can be set to 1 to 4 minimum time units.

The above parameters can be configured in the CAN bus timing register CAN\_BTIMR.



As shown in Figure 24-7, the SJW is 2, and the bus level transition is detected in the time period 1, then the length of the time period 1 needs to be extended, and the maximum SJW is extended, thereby delaying the position of the sampling point.





As shown in Figure 24-8, the SJW is 2, and the bus level transition is detected in the time period 2, so it is necessary to reduce the length of the time period 2 and reduce the SJW at the maximum, so as to advance the position of the sampling point.

## 24.6 CAN interrupt


The CAN controller has 4 interrupt vectors, which are transmit interrupt, FIFO\_0 interrupt, FIFO\_1 interrupt, error and state change interrupt.


Setting the CAN interrupt enable register CAN\_INTENR can enable or disable each interrupt source.

FIFO0 interrupt is generated by receiving new message, receiving mailbox full and overflow event. After the interrupt occurs, query the FMP0, FULL0 and FOVER0 bits of register CAN\_RFIFO0 to determine which mailbox becomes empty event.

FIFO1 interrupt is generated by receiving new message, receiving mailbox full and overflow event. After the interrupt occurs, query the FMP1, FULL1 and FOVER1 bits of register CAN\_RFIFO1 to determine which mailbox becomes empty event.

Error and state change interrupts are generated by error, wakeup, and sleep events.





# 24.7 Register description

The registers related to the CAN controller must be manipulated in 32-bit words. In order to avoid the influence

Name	Access address	Description	Reset value
R32_CAN1_CTLR	0x40006400	CAN1 Master Control Register	0x00010002
R32_CAN1_STATR	0x40006404	CAN1 Master Status Register	0x00000C02
R32_CAN1_TSTATR	0x40006408	CAN1 transmit status register	0x1C000000
R32 CAN1 RFIF00	0x4000640C	CAN1 Receive FIFO0 Control and Status	0x00000000
		Register	01100000000
R32 CAN1 RFIFO1	0x40006410	CAN1 Receive FIFO1 Control and Status	0x00000000
	0/10000110	Register	0.00000000
R32_CAN1_INTENR	0x40006414	CAN1 Interrupt Enable Register	0x00000000
R32_CAN1_ERRSR	0x40006418	CAN1 Error Status Register	0x00000000
R32_CAN1_BTIMR	0x4000641C	CAN1 bit timing register	0x01230000
R32_CAN1_TTCTLR	0x40006420	CAN1 Time Trigger Control Register	0x0000FFFF
R32_CAN1_TTCNT	0x40006424	CAN1 time trigger count value register	0x00000000

Table 24-5 CAN1 related registers

Table 24-6 CAN2 related registers						
Name	Access address	Description	Reset value			
R32_CAN2_CTLR	0x40006800	CAN2 Master Control Register	0x00010002			
R32_CAN2_STATR	0x40006804	CAN2 Master Status Register	0x00000C02			
R32_CAN2_TSTATR	0x40006808	CAN2 transmit status register	0x1C000000			
D22 CAN2 DEIEO0	0x4000680C	CAN2 Receive FIFO0 Control and Status	0x00000000			
R32_CAN2_RFIFO0	0x4000080C	Register	0x00000000			
R32 CAN2 RFIF01	0x40006810	CAN2 Receive FIFO1 Control and Status	0x00000000			
KJ2_CAN2_KI'II'OI	0240000810	Register	0x00000000			
R32_CAN2_INTENR	0x40006814	CAN2 Interrupt Enable Register	0x00000000			
R32_CAN2_ERRSR	0x40006818	CAN2 Error Status Register	0x00000000			
R32_CAN2_BTIMR	0x4000681C	CAN 2-bit timing register	0x01230000			
R32_CAN2_TTCTLR	0x40006820	CAN2 Time Trigger Control Register	0x0000FFFF			
R32_CAN2_TTCNT	0x40006824	CAN2 time trigger count value register	0x00000000			

#### Table 24-7 CAN1 mailbox related registers

Name	Access address	Description	Reset value
R32_CAN1_TXMIR0	0x40006580	CAN1 send mailbox 0 identifier register	Х
R32_CAN1_TXMDTR0	0x40006584	CAN1 send mailbox 0 data length and timestamp register	Х
R32_CAN1_TXMDLR0	0x40006588	CAN1 send mailbox 0 low byte data register	Х
R32_CAN1_TXMDHR0	0x4000658C	CAN1 send mailbox 0 high byte data register	Х
R32_CAN1_TXMIR1	0x40006590	CAN1 send mailbox 1 identifier register	Х
R32_CAN1_TXMDTR1	0x40006594	CAN1 send mailbox 1 data length and timestamp register	Х
R32_CAN1_TXMDLR1	0x40006598	CAN1 send mailbox 1 low byte data register	Х
R32_CAN1_TXMDHR1	0x4000659C	CAN1 send mailbox 1 high byte data register	Х

R32_CAN1_TXMIR2	0x400065A0	CAN1 send mailbox 2 identifier register	Х
R32_CAN1_TXMDTR2	0x400065A4	CAN1 send mailbox 2 data length and timestamp register	Х
R32_CAN1_TXMDLR2	0x400065A8	CAN1 send mailbox 2 low byte data register	Х
R32_CAN1_TXMDHR2	0x400065AC	CAN1 send mailbox 2 high byte data register	Х
R32_CAN1_RXMIR0	0x400065B0	CAN1 receive FIFO0 mailbox identifier register	Х
R32_CAN1_RXMDTR0	0x400065B4	CAN1 receive FIFO0 mailbox data length and timestamp register	Х
R32_CAN1_RXMDLR0	0x400065B8	CAN1 receive FIFO0 mailbox low byte data register	Х
R32_CAN1_RXMDHR0	0x400065BC	CAN1 receive FIFO0 mailbox high byte data register	Х
R32_CAN1_RXMIR1	0x400065C0	CAN1 receive FIFO1 mailbox identifier register	Х
R32_CAN1_RXMDTR1	0x400065C4	CAN1 receive FIFO1 mailbox data length and timestamp register	Х
R32_CAN1_RXMDLR1	0x400065C8	CAN1 receive FIFO1 mailbox low byte data register	Х
R32_CAN1_RXMDHR1	0x400065CC	CAN1 receive FIFO1 mailbox high byte data register	Х

## Table 24-8 CAN2Mailbox related registers

Name	Access address	Description	Reset Value
R32_CAN2_TXMIR0	0x40006980	CAN2 send mailbox 0 identifier register	Х
R32_CAN2_TXMDTR0	0x40006984	CAN2 send mailbox 0 data length and timestamp register	Х
R32_CAN2_TXMDLR0	0x40006988	CAN2 send mailbox 0 low byte data register	Х
R32_CAN2_TXMDHR0	0x4000698C	CAN2 send mailbox 0 high byte data register	Х
R32_CAN2_TXMIR1	0x40006990	CAN2 send mailbox 1 identifier register	Х
R32_CAN2_TXMDTR1	0x40006994	CAN2 send mailbox 1 data length and timestamp register	Х
R32_CAN2_TXMDLR1	0x40006998	CAN2 send mailbox 1 low byte data register	Х
R32_CAN2_TXMDHR1	0x4000699C	CAN2 send mailbox 1 high byte data register	Х
R32_CAN2_TXMIR2	0x400069A0	CAN2 send mailbox 2 identifier register	Х
R32_CAN2_TXMDTR2	0x400069A4	CAN2 send mailbox 2 data length and timestamp register	Х
R32_CAN2_TXMDLR2	0x400069A8	CAN2 send mailbox 2 low byte data register	Х
R32_CAN2_TXMDHR2	0x400069AC	CAN2 send mailbox 2 high byte data register	Х
R32_CAN2_RXMIR0	0x400069B0	CAN2 receive FIFO0 mailbox identifier register	Х
R32_CAN2_RXMDTR0	0x400069B4	CAN2 receive FIFO0 mailbox data length and timestamp register	Х
R32_CAN2_RXMDLR0	0x400069B8	CAN2 receive FIFO0 mailbox low byte data register	Х
R32_CAN2_RXMDHR0	0x400069BC	CAN2 receive FIFO0 mailbox high byte data register	Х

R32_CAN2_RXMIR1	0x400069C0	CAN2 receive FIFO1 mailbox identifier register	Х	
R32 CAN2 RXMDTR1	0x400069C4	CAN2 receive FIFO1 mailbox data length and	Х	
K32_CAN2_KAWDTKT	0X400069C4	timestamp register		
R32 CAN2 RXMDLR1	0x400069C8	CAN2 receive FIFO1 mailbox low byte data	v	
K32_CAN2_KAMDLKI	0240000908	register	Λ	
R32 CAN2 RXMDHR1	0x400069CC	CAN2 receive FIFO1 mailbox high byte data	v	
K32_CAN2_KAWIDHK1	0x400009CC	register	Λ	

## Table 24-9 CAN1 Filter related registers

Name	Access address	Description	Reset value
R32_CAN1_FCTLR	0x40006600	CAN1 Filter Master Control Register	0x2A1C0E01
R32_CAN1_FMCFGR	0x40006604	CAN1 Filter Mode Register	0x00000000
R32_CAN1_FSCFGR	0x4000660C	CAN1 filter bit width register	0x00000000
R32_CAN1_FAFIFOR	0x40006614	CAN1 Filter FIFO Associated Register	0x00000000
R32_CAN1_FWR	0x4000661C	CAN1 filter activation register	0x00000000
R32_CAN1_F0R1	0x40006640	CAN1 Filter Bank 0 Register 1	X
R32_CAN1_F0R2	0x40006644	CAN1 Filter Bank 0 Register 2	X
R32_CAN1_F1R1	0x40006648	CAN1 Filter Bank 1 Register 1	X
R32_CAN1_F1R2	0x4000664C	CAN1 Filter Bank 1 Register 2	X
R32_CAN1_F2R1	0x40006650	CAN1 Filter Bank 2 Register 1	X
R32_CAN1_F2R2	0x40006654	CAN1 Filter Bank 2 Register 2	X
R32_CAN1_F3R1	0x40006658	CAN1 Filter Bank 3 Register 1	X
R32_CAN1_F3R2	0x4000665C	CAN1 Filter Bank 3 Register 2	X
R32_CAN1_F4R1	0x40006660	CAN1 Filter Bank 4 Register 1	X
R32_CAN1_F4R2	0x40006664	CAN1 Filter Bank 4 Register 2	Х
R32_CAN1_F5R1	0x40006668	CAN1 Filter Bank 5 Register 1	Х
R32_CAN1_F5R2	0x4000666C	CAN1 Filter Bank 5 Register 2	Х
R32_CAN1_F6R1	0x40006670	CAN1 Filter Bank 6 Register 1	X
R32_CAN1_F6R2	0x40006674	CAN1 Filter Bank 6 Register 2	X
R32_CAN1_F7R1	0x40006678	CAN1 Filter Bank 7 Register 1	Х
R32_CAN1_F7R2	0x4000667C	CAN1 Filter Bank 7 Register 2	Х
R32_CAN1_F8R1	0x40006680	CAN1 Filter Bank 8 Register 1	Х
R32_CAN1_F8R2	0x40006684	CAN1 Filter Bank 8 Register 2	Х
R32_CAN1_F9R1	0x40006688	CAN1 Filter Bank 9 Register 1	Х
R32_CAN1_F9R2	0x4000668C	CAN1 Filter Bank 9 Register 2	Х
R32_CAN1_F10R1	0x40006690	CAN1 Filter Bank 10 Register 1	X
R32_CAN1_F10R2	0x40006694	CAN1 Filter Bank 10 Register 2	Х
R32_CAN1_F11R1	0x40006698	CAN1 Filter Bank 11 Register 1	Х
R32_CAN1_F11R2	0x4000669C	CAN1 Filter Bank 11 Register 2	Х
R32_CAN1_F12R1	0x400066A0	CAN1 Filter Bank 12 Register 1	X
R32_CAN1_F12R2	0x400066A4	CAN1 Filter Bank 12 Register 2	X
R32_CAN1_F13R1	0x400066A8	CAN1 Filter Bank 13 Register 1	X
R32_CAN1_F13R2	0x400066AC	CAN1 Filter Bank 13 Register 2	X
R32_CAN1_F14R1	0x400066B0	CAN1 Filter Bank 14 Register 1	X
R32_CAN1_F14R2	0x400066B4	CAN1 Filter Bank 14 Register 2	Х

R32_CAN1_F15R1	0x400066B8	CAN1 Filter Bank 15 Register 1	Х
R32_CAN1_F15R2	0x400066BC	CAN1 Filter Bank 15 Register 2	Х
R32_CAN1_F16R1	0x400066C0	CAN1 Filter Bank 16 Register 1	Х
R32_CAN1_F16R2	0x400066C4	CAN1 Filter Bank 16 Register 2	Х
R32_CAN1_F17R1	0x400066C8	CAN1 Filter Bank 17 Register 1	Х
R32_CAN1_F17R2	0x400066CC	CAN1 Filter Bank 17 Register 2	Х
R32_CAN1_F18R1	0x400066D0	CAN1 Filter Bank 18 Register 1	Х
R32_CAN1_F18R2	0x400066D4	CAN1 Filter Bank 18 Register 2	Х
R32_CAN1_F19R1	0x400066D8	CAN1 Filter Bank 19 Register 1	Х
R32_CAN1_F19R2	0x400066DC	CAN1 Filter Bank 19 Register 2	Х
R32_CAN1_F20R1	0x400066E0	CAN1 Filter Bank 20 Register 1	Х
R32_CAN1_F20R2	0x400066E4	CAN1 Filter Bank 20 Register 2	Х
R32_CAN1_F21R1	0x400066E8	CAN1 Filter Bank 21 Register 1	Х
R32_CAN1_F21R2	0x400066EC	CAN1 Filter Bank 21 Register 2	Х
R32_CAN1_F22R1	0x400066F0	CAN1 Filter Bank 22 Register 1	Х
R32_CAN1_F22R2	0x400066F4	CAN1 Filter Bank 22 Register 2	Х
R32_CAN1_F23R1	0x400066F8	CAN1 Filter Bank 23 Register 1	Х
R32_CAN1_F23R2	0x400066FC	CAN1 Filter Bank 23 Register 2	X
R32_CAN1_F24R1	0x40006700	CAN1 Filter Bank 24 Register 1	X
R32_CAN1_F24R2	0x40006704	CAN1 Filter Bank 24 Register 2	Х
R32_CAN1_F25R1	0x40006708	CAN1 Filter Bank 25 Register 1	X
R32_CAN1_F25R2	0x4000670C	CAN1 Filter Bank 25 Register 2	X
R32_CAN1_F26R1	0x40006710	CAN1 Filter Bank 26 Register 1	X
R32_CAN1_F26R2	0x40006714	CAN1 Filter Bank 26 Register 2	X
R32_CAN1_F27R1	0x40006718	CAN1 Filter Bank 27 Register 1	X
R32_CAN1_F27R2	0x4000671C	CAN1 Filter Bank 27 Register 2	X

# Table 24-10 CAN2 Filter related registers

Name	Access address	Description	Reset value
R32_CAN2_FCTLR	0x40006A00	CAN2 Filter Master Control Register	0x2A1C0E01
R32_CAN2_FMCFGR	0x40006A04	CAN2 Filter Mode Register	0x00000000
R32_CAN2_FSCFGR	0x40006A0C	CAN2 filter bit width register	0x00000000
R32_CAN2_FAFIFOR	0x40006A14	CAN2 Filter FIFO Associated Register	0x00000000
R32_CAN2_FWR	0x40006A1C	CAN2 filter activation register	0x00000000
R32_CAN2_F0R1	0x40006A40	CAN2 Filter Bank 0 Register 1	Х
R32_CAN2_F0R2	0x40006A44	CAN2 Filter Bank 0 Register 2	Х
R32_CAN2_F1R1	0x40006A48	CAN2 Filter Bank 1 Register 1	Х
R32_CAN2_F1R2	0x40006A4C	CAN2 Filter Bank 1 Register 2	Х
R32_CAN2_F2R1	0x40006A50	CAN2 Filter Bank 2 Register 1	Х
R32_CAN2_F2R2	0x40006A54	CAN2 Filter Bank 2 Register 2	Х
R32_CAN2_F3R1	0x40006A58	CAN2 Filter Bank 3 Register 1	Х
R32_CAN2_F3R2	0x40006A5C	CAN2 Filter Bank 3 Register 2	Х
R32_CAN2_F4R1	0x40006A60	CAN2 Filter Bank 4 Register 1	Х
R32_CAN2_F4R2	0x40006A64	CAN2 Filter Bank 4 Register 2	Х
R32_CAN2_F5R1	0x40006A68	CAN2 Filter Bank 5 Register 1	Х

R32 CAN2 F5R2	0x40006A6C	CAN2 Filter Bank 5 Register 2	X
R32_CAN2_F5R2 R32 CAN2 F6R1	0x40006A70	CAN2 Filter Bank 6 Register 1	X
R32 CAN2 F6R2	0x40006A74	CAN2 Filter Bank 6 Register 2	X
R32_CAN2_F0R2	0x40006A78	CAN2 Filter Bank 7 Register 1	X
R32_CAN2_F7R1 R32 CAN2 F7R2	0x40006A78	CAN2 Filter Bank 7 Register 2	X
R32_CAN2_F7R2 R32 CAN2 F8R1	0x40006A80	CAN2 Filter Bank 8 Register 1	X
	0x40006A80	CAN2 Filter Bank 8 Register 2	X
R32_CAN2_F8R2 R32_CAN2_F9R1	0x40006A84	CAN2 Filter Bank 9 Register 1	X
	0x40006A88		
R32_CAN2_F9R2	0x40006A8C 0x40006A90	CAN2 Filter Bank 9 Register 2	X
R32_CAN2_F10R1	0x40006A90	CAN2 Filter Bank 10 Register 1	X X
R32_CAN2_F10R2		CAN2 Filter Bank 10 Register 2	
R32_CAN2_F11R1	0x40006A98	CAN2 Filter Bank 11 Register 1	X
R32_CAN2_F11R2	0x40006A9C	CAN2 Filter Bank 11 Register 2	X
R32_CAN2_F12R1	0x40006AA0	CAN2 Filter Bank 12 Register 1	X
R32_CAN2_F12R2	0x40006AA4	CAN2 Filter Bank 12 Register 2	X
R32_CAN2_F13R1	0x40006AA8	CAN2 Filter Bank 13 Register 1	X
R32_CAN2_F13R2	0x40006AAC	CAN2 Filter Bank 13 Register 2	X
R32_CAN2_F14R1	0x40006AB0	CAN2 Filter Bank 14 Register 1	X
R32_CAN2_F14R2	0x40006AB4	CAN2 Filter Bank 14 Register 2	X
R32_CAN2_F15R1	0x40006AB8	CAN2 Filter Bank 15 Register 1	X
R32_CAN2_F15R2	0x40006ABC	CAN2 Filter Bank 15 Register 2	X
R32_CAN2_F16R1	0x40006AC0	CAN2 Filter Bank 16 Register 1	X
R32_CAN2_F16R2	0x40006AC4	CAN2 Filter Bank 16 Register 2	X
R32_CAN2_F17R1	0x40006AC8	CAN2 Filter Bank 17 Register 1	X
R32_CAN2_F17R2	0x40006ACC	CAN2 Filter Bank 17 Register 2	X
R32_CAN2_F18R1	0x40006AD0	CAN2 Filter Bank 18 Register 1	X
R32_CAN2_F18R2	0x40006AD4	CAN2 Filter Bank 18 Register 2	X
R32_CAN2_F19R1	0x40006AD8	CAN2 Filter Bank 19 Register 1	X
R32_CAN2_F19R2	0x40006ADC	CAN2 Filter Bank 19 Register 2	X
R32_CAN2_F20R1	0x40006AE0	CAN2 Filter Bank 20 Register 1	X
R32_CAN2_F20R2	0x40006AE4	CAN2 Filter Bank 20 Register 2	X
R32_CAN2_F21R1	0x40006AE8	CAN2 Filter Bank 21 Register 1	X
R32_CAN2_F21R2	0x40006AEC	CAN2 Filter Bank 21 Register 2	X
R32_CAN2_F22R1	0x40006AF0	CAN2 Filter Bank 22 Register 1	X
R32_CAN2_F22R2	0x40006AF4	CAN2 Filter Bank 22 Register 2	X
R32_CAN2_F23R1	0x40006AF8	CAN2 Filter Bank 23 Register 1	X
R32_CAN2_F23R2	0x40006AFC	CAN2 Filter Bank 23 Register 2	X
R32_CAN2_F24R1	0x40006B00	CAN2 Filter Bank 24 Register 1	X
R32_CAN2_F24R2	0x40006B04	CAN2 Filter Bank 24 Register 2	X
R32_CAN2_F25R1	0x40006B08	CAN2 Filter Bank 25 Register 1	X
R32_CAN2_F25R2	0x40006B0C	CAN2 Filter Bank 25 Register 2	X
R32_CAN2_F26R1	0x40006B10	CAN2 Filter Bank 26 Register 1	X
R32_CAN2_F26R2	0x40006B14	CAN2 Filter Bank 26 Register 2	X
R32_CAN2_F27R1	0x40006B18	CAN2 Filter Bank 27 Register 1	X
R32_CAN2_F27R2	0x40006B1C	CAN2 Filter Bank 27 Register 2	Х

### **24.7.1 CANx main control register (CANx\_CTLR) (x=1/2)** Offset address: 0x04

0	ffset ac	dress:	0x04												
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
						ŀ	Reserve	ed							DBF
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESE								TTC	ABO	AWU	NAR	RFL		SLEE	

Bit	Name	Access	Description	Reset value
[31:17]	Reserved	RO	Reserved	0
16	DBF	RW	Debug whether to prohibit the CAN bus from working 1: During debugging, the CAN transceiver is prohibited, but the control and read and write operations of the receiving FIFO are normal; 0: When debugging, the CAN controller works normally.	1
15	RESET	RW1	CAN controller software reset request, write 0 to this bit is invalid 1: Reset the CAN controller. After reset, the controller enters sleep mode, and then the hardware automatically clears it to 0; 0: The CAN controller is in normal state.	0
[14:8]	Reserved	RO	Reserved	0
7	ТТСМ	RW	<ul><li>Whether to allow time trigger mode</li><li>1: Enable time trigger mode;</li><li>0: Disable time trigger mode.</li><li>The time trigger mode is mainly used with the</li><li>TTCAN protocol.</li></ul>	0
6	ABOM	RW	Offline automatic exit control 1: The hardware detects 128 consecutive 11 recessive bits and automatically exits the offline state; 0: The INRQ bit of the software operation register CAN_CTLR is required to be set to 1 and then cleared to 0. After 128 consecutive 11 recessive bits are detected, the offline state is exited.	0
5	AWUM	RW	CAN controller automatic wake-up enable 1: When a message is detected, the hardware automatically wakes up, and the SLEEP and SLAK bits of the register CAN_STATR are automatically cleared to 0;	0

			0: The SLEEP bit of the software operation	
			register CAN CTLR needs to be cleared to 0	
			to wake up the CAN controller.	
			The automatic packet retransmission function is disabled 1: No matter whether the transmission is	
4	NART	RW	<ul><li>successful or not, the message can only be sent once;</li><li>0: The CAN controller keeps retransmitting until the transmission is successful.</li></ul>	0
3	RFLM	RW	Receive FIFO message lock mode enable 1: When the receiving FIFO overflows, the received mailbox message is not read, and the newly received message is discarded when the mailbox is not released; 0: When the receive FIFO overflows, the received mailbox message is not read out, and when the mailbox is not released, the new received message will overwrite the original message.	0
2	TXFP	RW	<ul><li>Send email priority method selection</li><li>1: The priority is determined by the order in which the requests are sent;</li><li>0: The priority is determined by the message identifier.</li></ul>	0
1	SLEEP	RW	Sleep Mode Request Bit 1: Set to 1 to request the CAN controller to enter sleep mode. After the current activity is completed, the controller enters sleep mode. If the AWUM bit is set to 1, the controller clears the SLEEP bit to 0 when a message is received; 0: After the software clears to 0, the controller exits the sleep mode.	1
0	INRQ	RW	Initialize Mode Request Bit 1: Set to 1 to request the CAN controller to enter the initialization mode. After the current activity is completed, the controller enters the initialization mode, and the hardware sets the INAK bit of the register CAN_STATR to 1; 0: Set to 0 to request the CAN controller to exit the initialization mode and enter the normal mode, and the hardware clears the INAK bit of the CAN_STATR register to 0.	0

CH32FV2x_V3x H	Reference Manual
----------------	------------------

388

Offset Address: 0x04

\_

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	rved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Res	erved		RX	SAM P	RXM	TXM	Ι	Reserve	d	SLA KI	WKU I	ERRI	SLA K	INAK

Bit	Name	Access	Description	Reset value			
[31:12]	Reserved	RO	Reserved	0			
11	RX	RO	The CAN controller receives the current actual level of pin RX.	1			
10	SAMP	RO	The level of a receive bit on the CAN controller receive pin RX	1			
9	RXM						
8	ТХМ	RO	Transmit Mode Query Bit 1: The current CAN controller is in transmit mode; 0: The current CAN controller is not in transmit mode.				
[7:5]	Reserved	RO	Reserved	0			
4	SLAKI	RW1	<ul> <li>When the sleep interrupt is enabled, that is, when the SLKIE bit of the register CAN_INTENR is set to 1, the interrupt generation flag bit, write 1 to clear 0, and write 0 to be invalid.</li> <li>1: When entering sleep mode, an interrupt is generated and the hardware is set to 1;</li> <li>0: When exiting sleep mode, it can be cleared by hardware or by software.</li> </ul>	0			
3	WKUI	RW1	Wake-up interrupt flag. When the WKUI bit of the register CAN_INTENR is set to 1, if the SOF bit is detected when the CAN controller is in sleep mode, the hardware will set it to 1. Set to 1 by software to clear to 0, and set to 0 is invalid.	0			
2	ERRI	RW1	Error interrupt status flag. When the ERRIE bit in the register CAN_INTENR is set to 1, an error and status change interrupt is generated. This bit is set to 1 and cleared to 0 by software, and set to 0 is invalid.	0			

			Sleep mode indicator bit.	
1 SLAK		RO	1: CAN controller is in sleep mode;	1
			0: The CAN controller is not in sleep mode.	
			Initialization mode indicator bit.	
			1: The CAN controller is in initialization	
0	INAK	RO	mode;	0
			0: CAN controller works in non-initialization	
			mode.	

## 24.7.3 CANx transmit status register (CANx\_TSTATR) (x=1/2)

Offset Address: 0x08

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
LOW 2	LOW 1	LOW 0	TME 2	TME 1	TME 0	COD	E[1:0]	ABR Q2	F	Reserve	d	TER R2	ALST 2	TXO K2	RQC P2
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ABR Q1	R	leserve	d	TER R1	ALST 1	TXO K1	RQC P1	ABR Q0	F	Reserve	d	TER R0	ALST 0	TXO K0	RQC P0

Bit	Name	Access	Description	Reset value
31	LOW2	RO	<ul><li>The lowest priority flag for sending mailbox 2</li><li>1: Indicates that sending mailbox 2 has the lowest priority;</li><li>0: Indicates that the priority of sending mailbox 2 is not the lowest.</li></ul>	0
30	LOW1	RO	<ul> <li>The lowest priority flag for sending mailbox 1</li> <li>1: Indicates that the priority of sending mailbox 1 is the lowest;</li> <li>0: Indicates that the priority of sending mailbox 1 is not the lowest.</li> </ul>	0
29	LOW0	RO	<ul> <li>The lowest priority flag for sending mailbox 0</li> <li>1: Indicates that the priority of sending mailbox 0 is the lowest;</li> <li>0: Indicates that the priority of sending mailbox 0 is not the lowest.</li> </ul>	0
28	TME2	RO	Empty flag bit for sending mailbox 2 1: Indicates that there is no message waiting to be sent by the sending mailbox 2; 0: Indicates that the sending mailbox 2 has a message waiting to be sent.	1
27	TME1	RO	<ul><li>Empty flag bit for sending mailbox 1</li><li>1: Indicates that there is no message waiting to be sent by the sending mailbox 1;</li><li>0: Indicates that the sending mailbox 1 has a message waiting to be sent.</li></ul>	1

26	TME0	RO	<ul><li>Empty flag bit for sending mailbox 0</li><li>1: Indicates that there is no message waiting to be sent by the sending mailbox 0;</li><li>0: Indicates that the sending mailbox 0 has a message waiting to be sent.</li></ul>	1			
[25:24]	when all mailboxes are empty, it indicates mailbox number with the lowest priority.						
23	ABRQ2	Send a send abort request for mailbox 2. Set to 1 by software to abort the sending request of mailbox 2. When the sent message is cleared, the hardware clears it to 0. If mailbox 2 is 					
[22:20]	Reserved	RO	Reserved	0			
19	TERR2	RW1	Sending mailbox 2 sending failure flag, when sending mailbox 2 fails, this bit is automatically set to 1. Set to 1 by software to clear to 0, software write 0 is invalid.	0			
18	ALST2	RW1	Sending mailbox 2 arbitration failure flag. When the sending mailbox 2 has a low arbitration priority and fails to send, this bit is automatically set to 1. Set to 1 by software to clear to 0, software write 0 is invalid.	0			
17	TXOK2	RW1	<ul><li>Send mailbox 2 send success flag</li><li>1: The last sending was successful;</li><li>0: The last transmission failed.</li><li>Set to 1 by software to clear to 0, software write 0 is invalid.</li></ul>	0			
16	RQCP2	RW	Sending mailbox 2 request completion flag, this bit is automatically set to 1 when the sending or aborting request of sending mailbox 2 is completed. Set to 1 by software to clear to 0, software write 0 is invalid.	0			
15	ABRQ1	RW0	Send a send abort request for mailbox 1. Set to 1 by software to abort the sending request of mailbox 1, and reset to 0 by hardware when the sent message is cleared. Software writing 0 is invalid.	0			
[14:12]	Reserved	RO	Reserved	0			
11	TERR1	RW1	Sending mailbox 1 sending failure flag, when sending mailbox 1 fails, this bit is automatically set to 1. Set to 1 by software to clear to 0, software write 0 is invalid.	0			
10	ALST1	RW1	Sending mailbox 1 arbitration failure flag,	0			

1		1	1	
			when the sending mailbox 1 has a low arbitration priority and fails to send, this bit is automatically set to 1.	
9	ΤΧΟΚ1	RW1	Send mailbox 1 send success flag 1: The last sending was successful; 0: The last transmission failed. Set to 1 by software to clear to 0, software write 0 is invalid.	0
8	RQCP1	RW	Sending mailbox 1 request completion flag, this bit is automatically set to 1 when the sending or aborting request of sending mailbox 1 is completed. Set to 1 by software to clear to 0, software write 0 is invalid.	0
7	ABRQ0	RW0	Send a send abort request for mailbox 0. Set to 1 by software to abort the sending request of mailbox 0, and reset to 0 by hardware when the sent message is cleared. Software writing 0 is invalid.	0
[6:4]	Reserved	RO	Reserved	0
3	TERR0	RW1	Sending mailbox 0 sending failure flag, when sending mailbox 0 fails, this bit is automatically set to 1. Set to 1 by software to clear to 0, software write 0 is invalid.	0
2	ALST0	RW1	Send mailbox 0 arbitration failure flag. When sending mailbox 0 has a low arbitration priority and fails to send, this bit is automatically set to 1. Set to 1 by software to clear to 0, software write 0 is invalid.	0
1	TXOK0	RW1	<ul> <li>Send mailbox 0 send success flag</li> <li>1: The last sending was successful;</li> <li>0: The last transmission failed.</li> <li>Set to 1 by software to clear to 0, software write 0 is invalid.</li> </ul>	0
0	RQCP0	RW	Send mailbox 0 request completion flag, when the send or abort request of send mailbox 0 is completed, this bit is automatically set to 1. Set to 1 by software to clear to 0, software write 0 is invalid.	0

# 24.7.4 CANx receive FIFO 0 status register (CANx\_RFIFO0) (x=1/2)

Offset address: 0x0C

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Reserved	ICI O	10,	FULL	Reser	FMP0[1:0]
10001/04	M0	R0	0	ved	1 1011 0[110]

392

Bit	Name	Access	Description	Reset value			
[31:6]	Reserved	RO	Reserved	0			
5	RFOM0	RW1	When the software sets this bit to 1, it releases the current mailbox message of the receiving FIFO_0, and automatically clears it to 0 after the release, and the software writes 0 to be invalid.	0			
4	FOVR0	invalid.         Receive FIFO_0 overflow flag. When there are 3 messages in FIFO_0, a new message is received, and the hardware is set to 1. This bit needs software to be set to 1 and cleared to 0, and software to write 0 is invalid.					
3	FULL0	RW1	Receive FIFO_0 full flag. Set by hardware when there are 3 messages in FIFO_0. This bit needs software to be set to 1 and cleared to 0, and software to write 0 is invalid.	0			
2	Reserved	RO	Reserve.	0			
[1:0]	FMP0	RO	Number of received FIFO_0 messages.	0			

# 24.7.5 CANx receive FIFO 1 status register (CANx\_RFIFO1) (x=1/2)

Offset address: 0x10

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Reserved														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved							RFO M1	FOV R1	FULL 1	Reser ved	FMP1[1:0]			

Bit	Name	Access	Description	Reset value
[31:6]	Reserved	RO	Reserve.	0
5	RFOM1	RW1	When the software sets this bit to 1, the current mailbox message of the receiving FIFO_1 is released, and it is automatically cleared to 0 after the release, and the software writing 0 is invalid.	0
4	FOVR1	RW1	Receive FIFO_1 overflow flag. When there are 3 messages in FIFO_1, a new message is received, and the hardware is set to 1. This bit needs software to be set to 1 and cleared to 0, and software to write 0 is invalid.	0
3	FULL1	RW1	Receive FIFO_1 full flag. Set to 1 by	0

			hardware when there are 3 messages in	
			FIFO_1. This bit needs software to be set to 1	
			and cleared to 0, and software to write 0 is	
			invalid.	
2	Reserved	RF	Reserve	0
[1:0]	FMP1	RO	Number of received FIFO_1 messages.	0

## 24.7.6 CANx interrupt enable register (CANx\_INTENR) (x=1/2)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
						Rese	erved							SLKI E	WKU IE
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ERRI E	Ι	Reserve	d	LECI E	BOFI E	EPVI E	EWG IE	Reser ved	FOV IE1	FFIE 1	FMP IE1	FOV IE0	FFIE 0	FMP IE0	TMEI E

Bit	Name	Access	Description	Reset value
[31:18]	Reserved	RO	Reserved	0
17	SLKIE	RW	<ul><li>Sleep interrupt enable bit.</li><li>1: When entering the sleep state, an interrupt is generated;</li><li>0: No interrupt is generated when entering sleep state.</li></ul>	0
16	WKUIE	RW	<ul><li>Wake-up interrupt enable bit.</li><li>1: When the CAN controller is woken up, an interrupt is generated;</li><li>0: No interrupt is generated when the CAN controller wakes up.</li></ul>	0
15	ERRIE	RW	<ul><li>Error interrupt enable bit, CAN error interrupt always enable bit.</li><li>1: When the CAN controller generates an error, an interrupt is generated;</li><li>0: No interrupt is generated when the CAN controller generates an error.</li></ul>	0
[14:12]	Reserved	RF	Reserved.	0
11	LECIE	RW	Last error number interrupt enable bit. 1: When an error is detected, the hardware updates LEC[2:0], updates the ERRI bit to 1, and triggers an error interrupt; 0: When an error is detected, the hardware updates LEC[2:0], does not update the ERRI bit, and does not trigger an error interrupt.	0
10	BOFIE	RW	Offline interrupt enable bit. 1: When entering the offline state, update the	0

			ERRI bit to 1, triggering an error interrupt; 0: When entering the offline state, the ERRI bit will not be updated, and the error interrupt will not be triggered.	
9	EPVIE	RW	<ul> <li>Error passive interrupt enable bit.</li> <li>1: When entering the error passive state, update the ERRI bit to 1, triggering an error interrupt;</li> <li>0: When entering the error passive state, the ERRI bit is not updated and the error interrupt is not triggered.</li> </ul>	0
8	EWGIE	RW	<ul> <li>Error warning interrupt enable bit.</li> <li>1: When the number of errors reaches the warning threshold, update the ERRI bit to 1, triggering an error interrupt;</li> <li>0: When the number of errors reaches the warning threshold, the ERRI bit will not be updated, and the error interrupt will not be triggered.</li> </ul>	0
7	Reserved	RF	Reserved	0
6	FOVIE1	RW	<ul> <li>Receive FIFO_1 overflow interrupt enable bit.</li> <li>1: When FIFO_1 overflows, trigger FIFO_1 interrupt;</li> <li>0: When FIFO_1 overflows, do not trigger FIFO_1 interrupt.</li> </ul>	0
5	FFIE1	RW	Receive FIFO_1 full interrupt enable bit. 1: When FIFO_1 is full, trigger FIFO_1 interrupt; 0: When FIFO_1 is full, do not trigger FIFO_1 interrupt.	0
4	FMPIE1	RW	ReceiveFIFO_1messageregistrationinterrupt enable bit.1:When FIFO_1 updates the FMP bit and isnot 0, trigger FIFO_1 interrupt;0:When FIFO_1 updates the FMP bit, and itis not 0, the FIFO_1 interrupt is not triggered.	0
3	FOVIE0	RW	<ul> <li>Receive FIFO_0 overflow interrupt enable bit.</li> <li>1: When FIFO_0 overflows, trigger FIFO_0 interrupt;</li> <li>0: When FIFO_0 overflows, do not trigger FIFO_0 interrupt.</li> </ul>	0
2	FFIE0	RW	<ul> <li>Receive FIFO_0 full interrupt enable bit.</li> <li>1: When FIFO_0 is full, trigger FIFO_0 interrupt;</li> <li>0: When FIFO_0 is full, do not trigger FIFO_0 interrupt.</li> </ul>	0

1	FMPIE0	RW	<ul> <li>Receive FIFO_0 message registration interrupt enable bit.</li> <li>1: When FIFO_0 updates the FMP bit and is not 0, trigger FIFO_0 interrupt;</li> <li>0: When FIFO_0 updates the FMP bit, and it is not 0, the FIFO_0 interrupt is not triggered.</li> </ul>	0
0	TMEIE	RW	<ul><li>Send mailbox empty interrupt.</li><li>1: When the sending mailbox is empty, an interrupt is generated;</li><li>0: No interrupt is generated when the sending mailbox is empty.</li></ul>	0

## 24.7.7 CANx error status register (CANx\_ERRSR) (x=1/2)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	REC[7:0]								-	-	TEC	[7:0]	-	-	-
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	_	-	R	Reserve	d			-	L	.EC[2:(	)]	Reser ved	BOFF	EPVF	EWG F

Bit	Name	Access	Description	Reset value
[31:24]	REC	RO	Receive error counter. When the CAN receives an error, according to the error condition, the counter is incremented by 1 or 8; after successful reception, the counter is decreased by 1 or set to 120 (the error count value is greater than 127). When the counter value exceeds 127, the CAN enters the error passive state.	0
[23:16]	TEC	RO	Send error counter. When the CAN sends an error, according to the error condition, the counter is incremented by 1 or 8; after the transmission is successful, the counter is decremented by 1 or set to 120 (the error count value is greater than 127). When the counter value exceeds 127, the CAN enters the error passive state.	0
[15:7]	Reserved	RO	Reserved	0
[6:4]	LEC {2:0}	RW	Last error code. When detecting the sending error on the CAN bus, the controller will set according to the error condition, and set 000b when sending and receiving the message correctly. 000: no error;	0

1				
			001: Bit stuffing error;	
			010: FORM format error;	
			011: ACK confirmation error;	
			100: recessive bit error;	
			101: Dominant bit error;	
			110: CRC error;	
			111: Software settings.	
			Usually when the application software reads	
			the error, the code name is set to 111b, and the	
			code name update can be detected.	
3	Reserved	RO	Reserved	0
			Offline status flag.	
			When the CAN controller enters the offline	
2	BOFF	RO	state, the hardware automatically sets it to 1;	0
			when it exits the offline state, the hardware	
			automatically clears it to 0.	
			Error passive flag.	
1	EPVF	RO	When the transceiver error counter reaches the	0
1		KO	error passive threshold, that is, greater than	0
			127, the hardware is set to 1.	
			Error warning flag bit.	
0	EWGF	RO	When the sending and receiving error counter	0
v		KO	reaches the warning threshold, that is, greater	v
			than or equal to 96, the hardware is set to 1.	

## 24.7.8 CANx bit timing register (CANx\_BTIMR) (x=1/2)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
SILM	LBK M		Rese	erved		SJW	[1:0]	Reser ved	Т	FS2[2:0	]		TS1	[3:0]	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		Rese	rved							BRP	[9:0]				

Bit	Name	Access	Description	Reset value			
			Silent mode setting bit.				
31	SILM	RW	1: Enter silent mode;	0			
			0: Exit silent mode.				
			Loopback mode setting bit.				
30	LBKM	RW	1: Enter loopback mode;	0			
	0: Exit loopback mode.						
[29:26]	Reserved	RO	Reserved	0			
			Defines the resync jump width setting value.				
[25:24]	SJW	RW	When implementing resynchronization, the	01b			
			upper limit of the minimum number of time				

			units that can be extended and reduced in the bit, the actual value is (SJW[1:0]+1), and the range can be set to 1 to 4 minimum time units.	
23	Reserved	RO	Reserved	0
[22:20]	TS2	RW	Time period 2 set value. Defines how many minimum time units are occupied by time period 2, and the actual value is (TS2[1:0]+1).	010b
[19:16]	TS1	RW	Time period 1 set value. It defines how many minimum time units are occupied by time period 1, and the actual value is (TS1[1:0]+1).	0011Ъ
[15:10]	Reserved	RO	Reserved.	0
[9:0]	BRP	RW		0

## 24.7.9 CANx time trigger control register (CANx\_TTCTLR) (x=1/2)

Offset address: 0x20

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
						Rese	erved							MOD E	RESE T
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	CMV[15:0]														

Bit	Name	Description	Reset value	
[31:18]	Reserved	RO	Reserved	0
17	MODE	RW	Time-triggered mode selection bits. 1: Enhanced mode; 0: Default mode.	0
16	TIMRST	WZ	Internal counter reset control bit. Write 1 to reset the internal counter, the hardware will automatically clear 0	0
[15:0]	TIMCMV	RW	Internal counter count end value	0XFFFF

## 24.7.10 CANx time-triggered count value register (CANx\_TTCNT) (x=1/2)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Reserved														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	TIMCNT[15:0]														

Bit	Name	Access	Description	Reset value
-----	------	--------	-------------	----------------

http://wch.cn

[31:	16]	Reserved	RO	Reserve.	0
[15	:0]	TIMCNT	RW	time-triggered count value	0

#### 24.7.11 CANx transmit mailbox identifier register (CANx\_TXMIRy) (x=0/1,y=0/1/2) Offset address: 0x180 0x190 0x1A0

0	inset au	luiess:	0X100	,0X190	,0XIA(	)									
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	STID[10:0]/EXID[28:18]											EX	XID[17:	13]	
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0												0			
	EXID[12:0]										IDE	RTR	TXR Q		

Bit	Name	Access	Description	Reset value
[31:21]	STID_EXIDH	RW	The upper 11 bits of a standard or extended identifier.	Х
[20:3]	EXIDL	RW	The lower 18 bits of the extended identifier.	Х
2	IDE	RW	Identifier selection flag. 1: Select extended identifier; 0: Use standard identifiers.	Х
1	RTR	RW	<ul><li>Remote frame (also called remote frame)</li><li>selection flag.</li><li>1: The current remote frame;</li><li>0: The current data frame.</li></ul>	Х
0	TXRQ	RW	Data send request flag. When the software is set to 1, the data in the mailbox is requested to be sent. When the mailbox is empty after sending, the hardware is cleared to 0.	0

# 24.7.12 CANx transmit mailbox data length and timestamp register (CANx\_TXMDTRy) (x=0/1,y=0/1/2)

0	Offset address : $0x184,0x194,0x1A4$														
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	TIME[15:0]														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved						TGT		Rese	erved			DLC	2[3:0]	

Bit	Name	Name Access Description							
[31:16]	TIME	RW	The 16-bit timer value used to send the message SOF time.	Х					
[15:9]	Reserved	RO	Reserved	Х					
8	TGT	RW	The message time stamp transmission selection flag bit. This bit is valid when	Х					

			TTCM is set to 1 and the message length is 8.	
			1: Send timestamp, the value is the immediate	
			value of TIME[15:0], replacing the last 2	
			bytes of the 8-byte message;	
			0: No timestamp is sent.	
[7:4]	Reserved	RO	Reserved	Х
			Data Length of Data Frame or Remote Frame	
[3:0]	DLC	RW	Request Data Length	Х
			The data length can be set from 0 to 8.	

## 24.7.13 CANx transmit mailbox low byte data register (CANx\_TXMDLRy) (x=0/1,y=0/1/2)

Offset address: 0x188,0x198,0x1A8

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	_	-	DATA	3[7:0]	-	-	-	DATA2[7:0]							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	DATA1[7:0]														

Bit	Name	Access	Description	Reset value
[31:24]	DATA3	RW	Send the content of data byte 3.	Х
[23:16]	DATA2	RW	Send the content of data byte 2.	Х
[15:8]	DATA1	RW	Send the content of data byte 1.	Х
[7:0]	DATA0	RW	Send the contents of data byte 0.	Х

# 24.7.14 CANx transmit mailbox high byte data register (CANx\_TXMDHRy) (x=0/1, y=0/1/2)

Offset address: 0x18C,0x19C,0x1AC

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
			DATA	7[7:0]				DATA6[7:0]								
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	DATA5[7:0]										DATA	4[7:0]				

Bit	Name	Access	Description	Reset value
[31:24]	DATA7	RW	Send the content of data byte 7.	Х
[23:16]	DATA6	RW	Send the content of data byte 6.	Х
[15:8]	DATA5	RW	Send the content of data byte 5.	Х
[7:0]	DATA4	RW	Send the content of data byte 4.	Х

#### 24.7.15 CANx receive mailbox identifier register (CANx\_RXMIRy) (x=0/1,y=0/1)

Offset address: 0x1B0,0x1C0

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	--

	STID[10:0]/EXID[28:18]											EX	XID[17:	13]	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					ЕХ	KID[12	:0]						IDE	RTR	TXR Q

Bit	Name	Access	Description	Reset value
[31:21]	STID_EXIDH	RO	The upper 11 bits of a standard or extended identifier.	Х
[20:3]	EXIDL	RO	The lower 18 bits of the extended identifier.	Х
2	IDE	RO	Identifier selection flag. 1: Select extended identifier; 0: Use standard identifiers.	х
1	RTR	RO	<ul><li>Remote frame (also called remote frame)</li><li>selection flag.</li><li>1: The current remote frame;</li><li>0: The current data frame.</li></ul>	Х
0	Reserved	RO	Reserved	Х

# 24.7.16 CANx receive mailbox data length and timestamp register (CANx\_RXMDTRy) (x=0/1, y=0/1)

Offset address: 0x1B4,0x1C4

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							TIME	[15:0]							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			FMI	[7:0]					Rese	erved			DLC	[3:0]	

Bit	Name	Access	Description	Reset value
[31:16]	TIME	RO	16-bit timer value used to receive the SOF time of the message.	Х
[15:8]	FMI	RO	The filter number matched by the packet.	Х
[7:4]	Reserved	RO	Reserved	Х
[3:0]	DLC	RO	Received message data length. The data frame length is 0 to 8, and the remote frame is 0.	Х

## 24.7.17 CANx receive mailbox low byte data register (CANx\_RXMDLRy) (x=0/1, y=0/1)

Offset address: 0x1B8,0x1C8

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			DATA	.3[7:0]							DATA	2[7:0]			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			DATA	1[7:0]							DATA	.0[7:0]			

Bit	Name	Access	Description	Reset value
[31:24]	DATA3[7:0]	RO	Data byte 3 of the received message.	Х
[23:16]	DATA2[7:0]	RO	Data byte 2 of the received message.	Х
[15:8]	DATA1[7:0]	RO	Data byte 1 of the received message.	Х
[7:0]	DATA0[7:0]	RO	Data byte 0 of the received message.	Х

#### 24.7.18 CANx receive mailbox high byte data register (CANx\_RXMDHRy) (x=0/1,y=0/1) Offset address: 0x1BC,0x1CC

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-	-	DATA	7[7:0]	-	-	-		-	-	DATA	6[7:0]		-	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Bit	Name	Access	Description	Reset value
[31:24]	DATA7[7:0]	RO	Data byte 7 of the received message.	Х
[23:16]	DATA6[7:0]	RO	Data byte 6 of the received message.	Х
[15:8]	DATA5[7:0]	RO	Data byte 5 of the received message.	Х
[7:0]	DATA4[7:0]	RO	Data byte 4 of the received message.	Х

## 24.7.19 CANx filter main control register (CANx\_FCTLR) (x=0/1)

Offset address: 0x200

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
				-			Rese	erved			-				
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Rese	erved			CAN2	SB[5:0]					F	Reserve	d			FINT

Bit	Name	Access	Description	Reset value
[31:14]	Reserved	R0	Reserved	Reset value
[13:8]	CAN2SB[5:0]	RW	CAN2 filter start group (value range 1-27).	01110b
[7:1]	Reserved	R0	Reserved	Reset value
0	FINT	RW	Filter initialization mode enable flag. 1: The filter group is in initialization mode; 0: The filter bank is in normal mode.	1

#### 24.7.20 CANx filter mode register (CANx\_FMCFGR) (x=0/1)

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
---	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----

	Rese	erved		FBM 27	FBM 26	FBM 25	FBM 24	FBM 23	FBM 22	FBM 21	FBM 20	FBM 19	FBM 18	FBM 17	FBM 16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
FBM 15	FBM 14	FBM 13	FBM 12	FBM 11	FBM 10	FBM 9	FBM 8	FBM 7	FBM 6	FBM 5	FBM 4	FBM 3	FBM 2	FBM 1	FBM 0

Bit	Name	Access	Description	Reset value
[31:28]	Reserved	RO	Reserved	0
[27:0]	FBMx	RW	<ul> <li>The working mode control bit of filter group x, FINT is 1 to write.</li> <li>1: The register of filter group x is in mask bit mode;</li> <li>0: The register of filter bank x is in identifier list mode.</li> </ul>	0

## 24.7.21 CANx filter bit width register (CANx\_FSCFGR) (x=0/1)

Offset address: 0x20C

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Rese	erved		FSC2 7	FSC2 6	FSC2 5	FSC2 4	FSC2 3	FSC2 2	FSC2	FSC2 0	FSC1 9	FSC1 8	FSC1 7	FSC1 6
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
FSC1 5	FSC1 4	FSC1	FSC1 2	FSC1 1	FSC1 0	FSC9	FSC8	FSC7	FSC6	FSC5	FSC4	FSC3	FSC2	FSC1	FSC0

Bit	Name	Access	Description	Reset value
[31:28]	Reserved	RO	Reserved	0
[27:0]	FSCx	RW	<ul><li>The bit width control bit of filter group x, FINT is 1 to write.</li><li>1: The register of filter group x is a single 32-bit;</li><li>0: The register of filter bank x is 2 16 bits.</li></ul>	0

## 24.7.22 CANx filter FIFO association register (CANx\_FAFIFOR) (x=0/1)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Rese	erved		FFA2 7	FFA2 6	FFA2 5	FFA2 4	FFA2 3	FFA2 2	FFA2 1	FFA2 0	FFA1 9	FFA1 8	FFA1 7	FFA1 6
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
FFA1 5	FFA1 4	FFA1 3	FFA1 2	FFA1 1	FFA1 0	FFA9	FFA8	FFA7	FFA6	FFA5	FFA4	FFA3	FFA2	FFA1	FFA0

Bit	Name	Access	Description	Reset value
[31:28]	Reserved	RO	Reserved	0

[27:0]	FFAx	RW	The associated FIFO control bit of filter group x, FINT is 1 to write. 1: filter group x is associated to FIFO_1; 0: Filter group x is associated to FIFO_0.	0
--------	------	----	---	---

## 24.7.23 CANx filter activation register (CANx\_FWR) (x=0/1)

Offset address: 0x21C

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Rese	erved				FACT		FACT		FACT			FACT	FACT	FACT
				27	26	23	24	23	22	21	20	19	18	1/	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
FACT	FACT	FACT	FACT	FACT	FACT	FACT	FACT	FACT	FACT	FACT	FACT	FACT	FACT	FACT	FACT
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Bit	Name	Access	Description	Reset value
[31:28]	Reserved	RO	Reserved	0
[27:0]	FACTx	RW	Activation control bit for filter bank x. 1: filter group x active; 0: Filter group x disabled.	0

## 24.7.24 CANx filter register for filter bank (CANx\_FiRy) (x=1/2, i=0-27, y=1/2)

Offset address: 0x240-0x31C

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
FB31	FB30	FB29	FB28	FB27	FB26	FB25	FB24	FB23	FB22	FB21	FB20	FB19	FB18	FB17	FB16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
FB15	FB14	FB13	FB12	FB11	FB10	FB9	FB8	FB7	FB6	FB5	FB4	FB3	FB2	FB1	FB0

Bit	Name	Access	Description	Reset value
[31:0]	FB	RW	The flag bit of the register in the filter group can only be written when FINT is 1. In identifier mode: 1: The expected level of the corresponding bit is a recessive bit; 0: The desired level of the corresponding bit is a dominant bit. In mask bit mode: 1: must be consistent with the corresponding identifier register bit; 0: Does not need to be consistent with the corresponding identifier register bit.	0

## Chapter 25 Digital video port (DVP)

## The module descriptions in this chapter are applicable to some products of the CH32F2x, CH32V2x and CH32V3x microcontroller series.

Digital Video Port (DVP), which supports the use of DVP interface timing to obtain image data streams, supports image data organized in original line and frame formats, such as YUV, RGB, etc., and also supports compressed image data such as JPEG format, which can receive High-speed parallel data stream output by external 8-bit, 10-bit and 12-bit camera modules.

## 25.1 Main features

- Configurable 8/10/12-bit data width mode
- Support YUV, RGB format data
- Support JPEG compression format data
- Built-in FIFO, support DMA transfer
- Support dual-buffered reception
- Support crop function
- Support continuous mode and snapshot mode

## **25.2 Function description**

#### 25.2.1 Connected to the sensor




Figure 25-1 DVP interface connection

- PLCK (Pixel clk): pixel clock, each clock corresponds to single pixel data (uncompressed data). The PCLK clock output by the external DVP interface sensor supports a maximum of 96MHz.
- HSYNC (horizontal synchronization): horizontal synchronization signal.
- VSYNC (vertical synchronization): Frame synchronization signal.
- DATA: pixel data or compressed data, the bit width supports 8/10/12 bits.
- XCLK: The reference clock of the Sensor, which can be provided by the microcontroller or externally, generally using a crystal oscillator.
- I2C interface: The register used to configure the sensor, which can simulate the I2C timing communication through the controlled common GPIO port, or use the hardware I2C interface to operate.

Table 25-1 DVP Pin

Name	Signal Type Description
PLCK	pixel clock input
DATA[11:0]	pixel data input
VSYNC	Frame sync signal input
HSYNC	Line sync signal input

#### **25.2.2 Working timing**

There is a certain relationship between the digital signal data stream output by the commonly used DVP interface sensor module and the image size. The following is an example of image data.

As shown in Figure 25-2, the inside of the sensor is a complete image size of 3576\*1145. After internal scaling processing, the final image data size output from the interface is 1920\*1080, and the image refresh rate is 25.




Figure 25-2 Timing description

PCLK is the transmission time of a pixel, so HSYNC is 3576 times of PCLK. Among the 3576 pixels, only 1920 pixels are valid, and the Sensor does not transmit data during the remaining 1656 pixels. VSYNC is a frame synchronization signal, so the VSYNC time is 3576\*1145 times of PCLK. Similarly, the Sensor is transmitting data only during the 1920\*1080 effective pixel time. If the sensor is transmitting JPEG compressed data, the HSYNC signal may not be needed.

The relationship between DVP interface signal and image data is mainly based on the description of the

selected sensor data sheet.

#### 25.2.3 RGB/YUV/JPEG compressed data format description

- RGB
  - 3 primary colors: red, green, blue
- YUV

The luminance signal V, the chrominance signal U and V, Pb and Pr, Cb and Cr.

• JPEG (Joint Photographic Experts Group)

There is lossy compression, but the lost part is the part that is not easily perceptible by human vision, and the human eye is insensitive to the high-frequency information part of the computer color. Remove the visual redundant information (spatial redundancy) and remove the redundant information of the data itself (structural redundancy).

## 25.3 Application of digital video port

#### 25.3.1 Digital video port configuration instructions

- In the data reception of DVP, each frame of data is stored alternately by BUF0 and BUF1, starting from BUF0. For RGB and YUV data streams, the hardware resets and selects BUF0 every time the frame signal changes from an inactive level to an active level. When a line of data is full, BUF1 will be switched to realize alternate storage; for JPEG compressed data, the hardware will set the switching threshold of BUF0 and BUF1 according to the set DMA receive length.
- 2) When the data bus width is 10-bit or 12-bit, each time a data is received, the system will automatically unsigned-extend the data to 16-bit and then store it.
- 3) The R16\_DVP\_ROW\_NUM and R16\_DVP\_COL\_NUM registers must match the image size actually output by the sensor.
- 4) In video stream RGB mode, R16\_DVP\_COL\_NUM represents the number of valid PCLK cycles of 1-line data, and R16\_DVP\_ROW\_NUM represents the number of lines contained in a frame of image data; in image JPEG mode, R16\_DVP\_COL\_NUM is used to configure the DMA length, and in this mode, the R16 DVP ROW NUM register cannot be used effectively.

#### 25.3.2 Digital video port application note

When using the digital image interface to receive image data, the DVP-related control registers must be correctly configured to match the mode of the image sensor. The specific operation steps are as follows:

- 1) Clear the RB\_DVP\_ALL\_CLR and RB\_DVP\_RCV\_CLR fields through the R8\_DVP\_CR1 register.
- 2) Configure the image mode, data bit width, PCLK polarity, HSYNC polarity and VSYNC polarity through the R8\_DVP\_CR0 register to match the output of the SENSOR.
- 3) According to the effective image pixels output by the configured image sensor, configure the R16\_DVP\_ROW\_NUM and R16\_DVP\_COL\_NUM registers to match the output of the SENSOR. In the image JPEG mode, only configure the R16\_DVP\_COL\_NUM register.
- 4) Configure the DMA receive address through the R32\_DVP\_DMA\_BUF0/1 register.
- 5) If the snapshot mode is used, the RB\_DVP\_CM field needs to be configured through the R8\_DVP\_CR1 register to enable the snapshot mode.
- 6) If the cropping mode is used, the RB\_DVP\_CROP and RB\_DVP\_FCRC fields need to be configured through the R8\_DVP\_CR1 register to enable the cropping function and control the frame capture rate. At

the same time, configure the R16\_DVP\_HOFFCNT, R16\_DVP\_VST, R16\_DVP\_CAPCNT and R16\_DVP\_VLINE to set the size of the cropped image.


- 7) According to the requirements, enable the corresponding interrupt through the R8\_DVP\_IER register, configure the interrupt priority through the interrupt controller NVIC or PFIC, and enable the DVP interrupt.
- 8) The DMA is enabled through the R8\_DVP\_CR1 register, and the DVP interface is enabled through the R8\_DVP\_CR0 register.
- 9) Wait for the generation of the relevant receiving interrupt, and process the received data in time.


#### 25.3.3 Capture mode description

The DVP interface supports 2 capture modes: snapshot (single frame) mode and continuous mode.

#### 25.3.3.1 Snapshot mode


In this mode, only a single frame is captured (RB\_DVP\_CM is set to 1 in the R8\_DVP\_CR1 register). When the DVP interface is enabled, wait for the system to detect the start of the frame, and then start to sample the image data. After receiving a complete frame of data, it will be turned off. DVP interface (the RB\_DVP\_ENABLE field of the R8\_DVP\_CR0 register is cleared to 0). Figure 25-3 shows the single-frame capture waveform in snapshot mode.





#### 25.3.3.2 Continuous mode

In this mode (RB\_DVP\_CM is cleared to 0 in the R8\_DVP\_CR1 register), after the DVP interface is enabled, each frame of data will be continuously sampled before the RB\_DVP\_ENABLE field of the R8\_DVP\_CR0 register is cleared to 0. The frame capture waveform in continuous mode is shown in Figure 25-4.



#### 25.3.4 Cropping function description

DVP can use the crop function to cut a rectangular window from the received image. The starting coordinates of the rectangular window (X coordinate of the upper left corner of the rectangle R16\_DVP\_HOFFCNT, Y

coordinate R16\_DVP\_VST) and window size (R16\_DVP\_CAPCNT represents the horizontal size, R16\_DVP\_VLINE represents the vertical size) are configurable. The coordinates and size of the cropping window are shown in Figure 25-5. The cropped window data capture waveform is shown in Figure 25-6.






Figure 25-5 Crop window coordinates and size





## 25.4 Register description

Table 25-2 DVP related registers

Name	Access address	Description	Reset value
R8_DVP_CR0	0x50050000	DVP Control Register 0	0x00
R8_DVP_CR1	0x50050001	DVP Control Register 1	0x06
R8_DVP_IER	0x50050002	DVP Interrupt Enable Register	0x00
R16_DVP_ROW_NUM	0x50050004	Image Lines Configuration Register	0x0000
R16_DVP_COL_NUM	0x50050006	Image Column Number Configuration Register	0x0000
R32_DVP_DMA_BUF0	0x50050008	DVP DMA Address 0 Register	0x00000000
R32_DVP_DMA_BUF1	0x5005000C	DVP DMA Address 1 Register	0x00000000
R8_DVP_IFR	0x50050010	DVP Interrupt Flag Register	0x00
R8_DVP_STATUS	0x50050011	DVP Receive FIFO Status Register	0x00
R16_DVP_ROW_CNT	0x50050014	DVP Line Counter Register	0x0000

R16_DVP_HOFFCNT	0x50050018	The horizontal shift register for the start of the window	0x0000
R16_DVP_VST	0x5005001A	Window start line number register	0x0000
R16_DVP_CAPCNT	0x5005001C	Capture count register	0x0000
R16_DVP_VLINE	0x5005001E	vertical line count register	0x0000
R32_DVP_DR	0x50050020	data register	0x00000000

## 25.4.1 DVP configuration register (R8\_DVP\_CR0)

Offset address: 0x00

Bit	Name	Access	Description	Reset value
			JPEG mode enabled.	
6	RB_DVP_JPEG	RW	1: JPEG compression format;	0
			0: Raw data format.	
			DVP data bit width configuration.	
[5:4]	RB DVP MSK DAT MOD	RW	00: 8-bit mode;	0
[3.4]	KD_DVI_MSK_DAI_MOD	IX W	01: 10-bit mode;	0
			1x: 12-bit mode.	
			PCLK polarity configuration.	
3		DW	1: Sample data on the falling edge of PCLK;	0
3	RB_DVP_P_POLAR	RW	0: Data is sampled on the rising edge of	0
			PCLK.	
			HSYNC polarity configuration.	
2	RB_DVP_H_POLAR	RW	1: HSYNC low level data is valid;	0
			0: HSYNC high level data is valid.	
			VSYNC polarity configuration.	
1	RB_DVP_V_POLAR	RW	1: VSYNC high level data is valid;	0
			0: VSYNC low level data is valid.	
0		DW	DVP function enabled.	0
0	RB_DVP_ENABLE	RW	1: Enable DVP; 0: Disable DVP.	0

## 25.4.2 DVP control register (R8\_DVP\_CR1)

Bit	Name	Access	Description	Reset value
[7:6]	RB_DVP_FCRC	RW	<ul><li>DVP frame capture rate control.</li><li>00: capture all frames;</li><li>01: Capture every other frame;</li><li>10: Capture every third frame.</li><li>11: Reserved</li></ul>	0
5	RB_DVP_CROP	RW	<ul><li>Crop function control.</li><li>0: capture full image;</li><li>1: Capture only the data in the window specified by the clipping register.</li></ul>	0

4	RB_DVP_CM	RW	Capture mode. 0: Continuous mode; 1: Snapshot mode.	0
3	RB_DVP_BUF_TOG	RWT	Buffer address flags. The hardware control is flipped, the software sets 1 to flip this bit, and writing 0 is invalid. 1: The data is stored in the receiving address 1; 0: Data is stored at receive address 0.	0
2	RB_DVP_RCV_CLR	RW	Receive logic reset control. 1: Reset the receiving logic circuit; 0: Cancel the reset operation.	1
1	RB_DVP_ALL_CLR	RW	<ul><li>Flag and FIFO clear control, write 1 or write 0</li><li>by software:</li><li>1: Reset flag and FIFO;</li><li>0: Cancel the reset operation.</li></ul>	1
0	RB_DVP_DMA_ENABLE	RW	DMA enable 1: Enable DMA; 0: Disable DMA.	0

## 25.4.3 DVP interrupt enable register (R8\_DVP\_IER)

Bit	Name	Access	Name	Reset value
[7:5]	Reserved	RO	Reserved	-
4	RB_DVP_IE_STP_FRM	RW	End of frame interrupt enable. (An interrupt is generated when VSYNC changes from an active level to an inactive level.) 1: Enable end-of-frame interrupt; 0: End-of-frame interrupt is disabled. Receive FIFO overflow interrupt enable.	0
3	RB_DVP_IE_FIFO_OV	RW	<ol> <li>Enable FIFO overflow interrupt;</li> <li>Disable FIFO overflow interrupt.</li> </ol>	0
2	RB_DVP_IE_FRM_DONE	RW	Frame reception complete interrupt enable. (An interrupt is generated when the counter reaches the RAW/COL_NUM configuration value, indicating that the last data has been written to RAM) 1: Enable frame reception completion interrupt; 0: Disable frame reception completion interrupt.	0
1	RB_DVP_IE_ROW_DONE	RW	End of line interrupt enable. (Interrupt is generated when the counter reaches the COL_NUM configuration value) 1: Enable end-of-line interrupt; 0: End-of-line interrupts are disabled.	0

0	RB_DVP_IE_STR_FRM	RW	New frame start interrupt enable. (An interrupt is generated when VSYNC changes from an inactive level to an active level, indicating that a new frame begins and data is coming.) 1: Enable a new frame start interrupt; 0: Disable the start of a new frame interrupt.	
---	-------------------	----	---	--

#### 25.4.4 DVP image valid lines configuration register (R16\_DVP\_ROW\_NUM)

Offset address: 0x04

Bit	Name	Access	Name	Reset value
[15:0]	RB_DVP_ROW_NUM		In RGB mode, it indicates the number of lines contained in a frame of image data. In JPEG mode, this register has no practical meaning.	

#### 25.4.5 DVP image valid column configuration register (16\_DVP\_COL\_NUM)

Offset address: 0x06

Bit	Name	Access	Name	Reset value
[15:0]	RB_DVP_COL_NUM	RW	In RGB mode, indicates the number of PCLK cycles contained within a line of data. In JPEG mode, it is used to configure the DMA receive length.	

#### 25.4.6 DVP DMA receive address 0 register (R32\_DVP\_DMA\_BUF0)

Offset address: 0x08

Bit	Name	Access	Name	Reset value
[16:0]	RB_DVP_DMA_BUF0	RW	DMA receives address 0.	0

#### 25.4.7 DVP DMA receive address 1 register (R32\_DVP\_DMA\_BUF1)

Offset address: 0x0C

Bit	Name	Access	Name	Reset value
[16:0]	RB_DVP_DMA_BUF1	RW	DMA receive address 1.	0

#### 25.4.8 DVP interrupt flag register (R8\_DVP\_IFR)

Bit	Name	Access	Name	Reset value
[7:5]	Reserved	RO	Reserved.	-
4	RB_DVP_IF_STP_FRM	RW	Frame end interrupt flag, active high, clear by writing 0.	0

3	RB_DVP_IF_FIFO_OV	RW	Receive FIFO overflow interrupt flag, active high, write 0 to clear.	0
2	RB_DVP_IF_FRM_DONE	RW	Frame end interrupt flag, active high, clear by writing 0.	0
1	RB_DVP_IF_ROW_DONE	RW	End-of-line interrupt flag, active high, clear by writing 0.	0
0	RB_DVP_IF_STR_FRM	RW	Frame start interrupt flag, active high, clear by writing 0.	0

## 25.4.9 DVP receive FIFO status register (R8\_DVP\_STATUS)

Offset address: 0x11

Bit	Name	Access	Name	Reset value
7	Reserved	RO	Reserved.	0
[6:4]	RB_DVP_FIFO_CNT	RO	FIFO counter.	0
3	Reserved	RO	Reserved.	0
2	RB_DVP_FIFO_OV	RO	FIFO overflow status. 1: FIFO overflow; 0: FIFO not overflow.	0
1	RB_DVP_FIFO_FULL	RO 1: The buffer is full; 0: The FIFO is not full.		0
0	RB_DVP_FIFO_RDY	RO	<ul><li>FIFO ready status.</li><li>1: There is data in the FIFO;</li><li>0: There is no data in the FIFO.</li></ul>	0

## 25.4.10 DVP receive image line number register (R16\_DVP\_ROW\_CNT)

Offset address: 0x14

F	Bit	Name	Access	Name	Reset value
[1:	5:0]	RB_DVP_ROW_CNT	RO	In actual reception, the number of lines contained in a frame of image data, this register is updated at the end of the frame. In JPEG format, the value of this register has no meaning.	0

## 25.4.11 DVP horizontal shift register for the start of the window (R16\_DVP\_HOFFCNT)

Bit	Name	Access	Name	Reset value
[15:0]	RB_DVP_HOFFCNT	RW	Within the window row, each row needs to be freed by the number of PCLK cycles before capturing data. The lower 14 bits are valid.	

## 25.4.12 DVP window start line number register (R16\_DVP\_VST)

Offset address: 0x1A

Bit	Name	Access	Name	Reset value
[15:0]	RB_DVP_VST	RW	The number of lines the image starts to capture, data before this line is not captured. The lower 13 bits are valid.	

#### 25.4.13 DVP capture count register (R16\_DVP\_CAPCNT)

Offset address: 0x1C

Bit	Name	Access	Name	Reset value
[15:0]	RB_DVP_CAPCNT	RW	The number of PCLK cycles to capture within the clipping window. The lower 14 bits are valid.	0

## 25.4.14 DVP vertical line count register (R16\_DVP\_VLINE)

Offset address: 0x1E

Bit	Name	Access	Name	Reset value
[15:0]	RB_DVP_VLINE	I RW	The number of lines to capture within the crop window. The lower 14 bits are valid.	0

## 25.4.15 DVP data register (R32\_DVP\_DR)

Bit	Name	Access	Name	Reset value
[32:0]	RB_DVP_DR	RO	Each time the DVP interface receives 4 bytes of data, a DMA request is triggered, and the 4-byte deep FIFO can leave sufficient time for DMA transfers. It can effectively prevent the occurrence of DMA overflow.	

## The module descriptions in this chapter are applicable to some products of the CH32F2x, CH32V2x and CH32V3x microcontroller series.

The variable static memory controller (FSMC) supports a variety of static memory types and rich storage operation methods, and can expand different types of large-capacity static memory according to the needs of system applications.


## 26.1 Main features

- Support to operate SRAM, ROM, NOR FLASH and PSRAM
- Support NAND FLASH operation, and built-in hardware ECC, can detect up to 8KByte data
- Support for synchronous device operation, such as PSRAM
- Support 8bit or 16bit data bus width
- Timing signals can be programmed by software

## **26.2 Functional description**

#### 26.2.1 Module structure

FSMC mainly includes AHB bus interface, NOR memory controller, NAND memory controller and external device interface.





#### 26.2.2 External device address mapping

The FSMC divides the memory block into 2 memory blocks with a fixed size of 16MByte according to the address line, as shown in Figure 26-2.




Figure 26-2 FSMC memory block

#### 26.2.2.1 NOR/PSRAM address mapping

Table 26-1 External memory address

Data Width	Address lines connected to memory	Maximum access memory space (bit)
8bit	HADDR[23:0] is correspondingly connected to FSMC A[23:0]	16MBx8=128Mbit
	HADDR[23:1] is correspondingly	
16bit	connected to FSMC_A[22:0], HADDR[0] is not connected	16MB/2x16=128Mbit

Note: 100-pin chip, supports FSMC, and only supports address and data line multiplexing mode.

NOR FLASH and PSRAM support unaligned accesses. For asynchronous mode, each operation requires an accurate address; for synchronous mode, only single address signal is issued, and then batches of data are sequentially processed through CLK. For NOR FLASH that supports unaligned batch access, the unaligned access mode of the memory can be set to the same mode as AHB. If it cannot be set, the unaligned access mode is disabled, and the aligned access request is divided into 2 consecutive Access operations.

#### 26.2.2.2 NAND address mapping

NAND FLASH Image and Timing Registers, see Table 26-2.

Table 26-2 Memory map and timing registers

Starting Address	End Address	FSMC Memory Block	Storage	Timing Register
0x78000000	0x78FFFFFF	Piece 2-NAND	Attributes	FSMC_PATT2(0x6C)
0x70000000	0x70FFFFFF	FLASH	Universal	FSMC_PMEM2(0x68)

The software accesses the specific process of NAND FLASH by operating these 3 areas:

64KB area) and data area (first 64KB area) in the lower 256KB, see Table 26-3.

- Send read and write operation commands to NAND FLASH: the software can operate any address in the command area to send commands;
- Send the address to be operated to the NAND FLASH: the software can operate any address in the address area to send commands;
- Read and write data from NAND FLASH: software can operate any address in the data area to write or read data;

area name	HADDR[17:16]	Address Range
address area	1X	0x020000-0x03FFFF
command area	01	0x010000-0x01FFFF
data area	00	0x000000-0x00FFFF

Table 26-3 NAND Chunk selection

#### 26.2.3 NOR/PSRAM controller

FSMC supports 8bit, 16bit and 32bit asynchronous operation SRAM and ROM, supports asynchronous mode and burst mode operation PSRAM, supports asynchronous mode and burst mode operation NOR FLASH. The output signals of all controllers change on the rising edge of the internal clock HCLK. For synchronous write mode (PSRAM), the output data changes on the falling edge of the memory clock (CLK). For details, refer to the synchronous transfer and asynchronous transfer timing diagrams. The read and write parameters of the memory can be configured by software, see Table 26-4.

Parameters	Read and write	Parameter value range
Address	asynchronous	
establishment	5	1<< T <<16 (AHB HCLK)
time		
address hold time	asynchronous	1<< T <<16 (AHB HCLK)
data creation time	asynchronous	2<< T <<256 (AHB HCLK)
bus recovery time	Asynchronous or synchronous read	1<< T <<16 (AHB HCLK)
clock divider	Synchronize	2<< T <<16 (AHB HCLK)
data generation time	Synchronize	2<< T <<17 (Memory CLK)

Table 26-4 Software controllable NOR/PSRAM read and write parameters

#### 26.2.3.1 External memory multiplexing interface signal

For NOR FLASH and PSRAM interfaces, see Table 26-5 and Table 26-6.

Table 26-5 Multiplexed NOR FLASH interface

FSMC Pins Direction		Direction	Description	
CLK output		output	Clock line (for synchronous burst mode only)	

A[23:16]	output	address line	
AD[15:0]	Input / Output	16bit address/data line (multiplexed)	
NE[1]	output	Chip select line	
NOE	output	output enable	
NWE	output	write enable	
NL(NADV)	output	Latch Enable	
NWAIT	input	Wait for signal line (only for NOR FLASH)	
NBL[1]	output	High Byte Enable (NUB)	
NBL[0]	output	Low Byte Enable (NLB)	

*Note: The signal with the prefix "N" means the low level is active.* 

FSMC Pins	Direction	Description
CLK	output	Clock line (for synchronous burst mode only)
A[23:16]	output	address line
AD[15:0]	input Output	16bit address/data line (multiplexed)
NE[1]	output	Chip select line
NOE	output	output enable
NWE	output	write enable
NL(NADV)	output	Latch Enable
NWAIT	enter	Wait for signal line (only for NOR FLASH)

#### 26.2.3.2 Supported memory and operation methods

See Table 26-7 for supported memories and operation methods.

Memory	model	AHB Data Width	Memory Width	Description
	Asynchronous read	8	16	
	Asynchronous read	16	16	
	Asynchronous write	16	16	
NOR FLASH	Asynchronous read	32	16	Divided into 2 FSMC visits
Ĩ	Asynchronous write	32	16	Divided into 2 FSMC visits
	synchronous read	16	16	
	synchronous read	32	16	Divided into 2 FSMC visits
PSRAM	Asynchronous read	8	16	
	Asynchronous	8	16	Use byte letter


Table 26-7 Supp	ported memories	and operation	n methods.

	write			NBL[1:0]
	Asynchronous read	16	16	
	Asynchronous write	16	16	
	Asynchronous read	32	16	Divided into 2 FSMC visits
	Asynchronous write	32	16	Divided into 2 FSMC visits
	synchronous read	16	16	
	synchronous read	32	16	Divided into 2 FSMC visits
	synchronous write	8	16	Use byte letter NBL[1:0]
	synchronous write	16/32	16	
SRAM and	Asynchronous read	8/16/32	8/16	Use byte letter NBL[1:0]
ROM	Asynchronous write	8/16/32	8/16	Use byte letter NBL[1:0]


#### 26.2.3.3 NOR/PSRAM timing diagram of asynchronous transfer address/data multiplexing


Note the following for asynchronous static memory (NOR FLASH and PSRAM) operations:

• When extended mode is enabled, read and write operations to memory using modes A, B, C, and D can be mixed.



#### Figure 26-3 Mode 1 read operation (multiplexed)





Bitx	Name	Configuration Value
[31:20]	Reserved	0x000
19	CBURSTRW	0x0
[18:16]	Reserved	0x0
15	ASYNCWAIT	1 if the memory supports the feature, 0 otherwise
14	EXTMOD	0x0
13	WAITEN	0x0
12	WREN	Set as needed
11	WAITCFG	This bit has no effect
10	WRAPMOD	0x0
9	WAITPOL	When bit15 is 1, it is meaningful
8	BURSTEN	0x0
7	Reserved	0x1
6	FACCEN	This bit has no effect
[5:4]	MWID	Set as needed
[3:2]	MTYP	Set as required, excluding 0x2 (NOR FLASH)
1	MUXEN	0x1
0	MBKEN	0x1

## Table 26-8 Mode 1 FSMC\_BCR1 bit field

## Table 26-9 Mode 1 FSMC\_BTR1 bit field

Bitx	Name	Configuration Value	
[31:30]	Reserved	0x0	
[29:28]	ACCMOD	This bit has no effect	
[27:24]	DATLAT	This bit has no effect	
[23:20]	CLKDIV	This bit has no effect	
[19:16]	BUSTURN	0x0	
[15:8]	DATAST	Data creation time. The write operation is (DATAST+1 HCLK), and the read operation is (DATAST+3 HCLK). The minimum value of this bit is 1.	
[7:4]	ADDHLD Address hold time. (ADDHLD+1 HCLK)		
[3:0]	ADDSET	Address establishment time. (ADDSET+1 HCLK).	





Figure 26-5 Mode A read operation (multiplexed)

Figure 26-6 Mode A write operation (multiplexed)



Bitx	Name	Configuration Value
[31:20]	Reserved	0x000
19	CBURSTRW	0x0
[18:16]	Reserved	0x0
15	ASYNCWAIT	1 if the memory supports the feature, otherwise 0
14	EXTMOD	0x1
13	WAITEN	0x0
12	WREN	Set as needed
11	WAITCFG	This bit has no effect
10	WRAPMOD	0x0
9	WAITPOL	When bit15 is 1, it is meaningful
8	BURSTEN	0x0
7	Reserved	0x1
6	FACCEN	This bit has no effect
[5:4]	MWID	Set as needed
[3:2]	МТҮР	Set as required, excluding 0x2 (NOR FLASH)
1	MUXEN	0x1
0	MBKEN	0x1

Table 26-10 Mode A FSMC\_BCR1 bit field

#### Table 26-11 Mode A FSMC\_BTR1 bit field


Bitx	Name	Configuration Value	
[31:30]	Reserved	0x0	
[29:28]	ACCMOD	0x0	
[27:24]	DATLAT	This bit has no effect	
[23:20]	CLKDIV	This bit has no effect	
[19:16]	BUSTYRN	0x0	
[15:8]	DATAST	Data creation time. The write operation is (DATAST+1 HCLK), and the read operation is (DATAST+3 HCLK). The minimum value of this bit is 1.	
[7:4]	ADDHLD	This bit has no effect	
[3:0]	ADDSET	Address establishment time. The read operation is (ADDSET+1 HCLK).	

## Table 26-12 Mode A FSMC\_BWTR1 bit field


Bitx	Name	Configuration Value
[31:30]	Reserved	0x0
[29:28]	ACCMOD	0x0
[27:24]	DATLAT	This bit has no effect
[23:20]	CLKDIV	This bit has no effect
[19:16]	BUSTURN	0x0
[15:8]	DATAST	Data creation time. The write operation is

		(DATAST+1 HCLK), and the read operation is (DATAST+3 HCLK). The minimum value of this bit is 1.
[7:4]	ADDHLD	Address hold time. (ADDHLD+1 HCLK)
[3:0]	ADDSET	Address establishment time. A write operation is (ADDSET+1 HCLK).

Figure 26-7 Mode B read operation (multiplexed)



#### Figure 26-8 Mode B write operation (multiplexed)



Bitx	Name	Configuration Value
[31:20]	Reserved	0x000
19	CBURSTRW	0x0
[18:16]	Reserved	0x0
15	ASYNCWAIT	Bit 1 if the memory supports this function, 0 otherwise
14	EXTMOD	0x1
13	WAITEN	0x0
12	WREN	Set as needed
11	WAITCFG	This bit has no effect
10	WRAPMOD	0x0
9	WAITPOL	When bit15 is 1, it is meaningful.
8	BURSTEN	0x0
7	Reserved	0x1
6	FACCEN	0x1
[5:4]	MWID	Set as needed
[3:2]	MTYP	0x2(NOR FLASH)
1	MUXEN	0x1
0	MBKEN	0x1

#### Table 26-13 Mode B FSMC\_BCR1 bit field

#### Table 26-14 Mode B FSMC\_BTR1 bit field


Bitx	Name	Configuration Value
[31:30]	Reserved	0x0
[29:28]	ACCMOD	0x1
[27:24]	DATLAT	This bit has no effect
[23:20]	CLKDIV	This bit has no effect
[19:16]	BUSTURN	0x0
[15:8]	DATAST	Data creation time. The write operation is (DATAST+1 HCLK), and the read operation is (DATAST+3 HCLK). The minimum value of this bit is 1.
[7:4]	ADDHLD	Address hold time. (ADDHLD+1 HCLK)
[3:0]	ADDSET	Address establishment time. The read operation is (ADDSET+1 HCLK).

#### Table 26-15 Mode B FSMC BWTR1 bit field


Bitx	Name	Configuration Value
[31:30]	Reserved	0x0
[29:28]	ACCMOD	0x1
[27:24]	DATLAT	This bit has no effect
[23:20]	CLKDIV	This bit has no effect
[19:16]	BUSTURN	0x0
[15:8]	DATAST	Data creation time. The write operation is
		(DATAST+1 HCLK), and the read

		operation is (DATAST+3 HCLK). The minimum value of this bit is 1.
[7:4]	ADDHLD	Address hold time. (ADDHLD+1 HCLK)
[3:0]	ADDSET	Address establishment time. A write operation is (ADDSET+1 HCLK).

Figure 26-9 Mode C read operation (multiplexed)



#### Figure 26-10 Mode C write operation (multiplexed)



Bitx	Name	Configuration Value
[31:20]	Reserved	0x000
19	CBURSTRW	0x0
[18:16]	Reserved	0x0
15	ASYNCWAIT	Bit 1 if the memory supports this function,
10		0 otherwise
14	EXTMOD	0x1
13	WAITEN	0x0
12	WREN	Set as needed
11	WAITCFG	This bit has no effect
10	WRAPMOD	0x0
9	WAITPOL	When bit15 is 1, it is meaningful.
8	BURSTEN	0x0
7	Reserved	0x1
6	FACCEN	0x1
[5:4]	MWID	Set as needed
[3:2]	MTYP	0x2(NOR FLASH)
1	MUXEN	0x1
0	MBKEN	0x1

#### Table 26-16 Mode C FSMC\_BCR1 bit field

#### Table 26-17 Mode C FSMC\_BTR1 bit field

Bitx	Name	Configuration Value
[31:30]	Reserved	0x0
[29:28]	ACCMOD	0x2
[27:24]	DATLAT	These bits have no effect
[23:20]	CLKDIV	These bits have no effect
[19:16]	BUSTURN	0x0
[15:8]	DATAST	Data creation time. The write operation is (DATAST+1 HCLK), and the read operation is (DATAST+3 HCLK). The minimum value of this bit is 1.
[7:4]	ADDHLD	Address hold time. (ADDHLD+1 HCLK)
[3:0]	ADDSET	Address establishment time. The read operation is (ADDSET+1 HCLK).

#### Table 26-18 Mode C FSMC BWTR1 bit field

Bitx	Name	Configuration Value
[31:30]	Reserved	0x0
[29:28]	ACCMOD	0x2
[27:24]	DATLAT	These bits have no effect
[23:20]	CLKDIV	These bits have no effect
[19:16]	BUSTURN	0x0
[15:8]	DATAST	Data creation time. The write operation is
		(DATAST+1 HCLK), and the read

		operation is (DATAST+3 HCLK). The minimum value of this bit is 1.
[7:4]	ADDHLD	Address hold time. (ADDHLD+1 HCLK)
[3:0]	ADDSET	Address establishment time. A write operation is (ADDSET+1 HCLK).

#### Figure 26-11 Mode D read operation (multiplexed)




Figure 26-12 Mode D write operation (multiplexed)




Figure 26-19 Mode D FSMC\_BCR1 bit field

Bitx	Name	Configuration Value
[31:20]	Reserved	0x000
19	CBURSTRW	0x0
[18:16]	Reserved	0x0

15	ASYNCWAIT	Bit 1 if the memory supports this function,
15		0 otherwise
14	EXTMOD	0x1
13	WAITEN	0x0
12	WREN	Set as needed
11	WAITCFG	This bit has no effect
10	WRAPMOD	0x0
9	WAITPOL	When bit15 is 1, it is meaningful.
8	BURSTEN	0x0
7	Reserved	0x1
6	FACCEN	Set as needed
[5:4]	MWID	Set as needed
[3:2]	МТҮР	Set as needed
1	MUXEN	0x1
0	MBKEN	0x1

#### Table 26-20 Mode D FSMC BTR1 bit field

Bitx	Name	Configuration Value
[31:30]	Reserved	0x0
[29:28]	ACCMOD	0x3
[27:24]	DATLAT	These bits have no effect
[23:20]	CLKDIV	These bits have no effect
[19:16]	BUSTURN	0x0
[15:8]	DATAST	Data creation time. The write operation is (DATAST+1 HCLK), and the read operation is (DATAST+3 HCLK). The minimum value of this bit is 1.
[7:4]	ADDHLD	Address hold time. (ADDHLD+1 HCLK).
[3:0]	ADDSET	Address establishment time. The read operation is (ADDSET+1 HCLK).

## Table 26-21 Mode D FSMC\_BWTR1 bit field

Bitx	Name	Configuration Value
[31:30]	Reserved	0x0
[29:28]	ACCMOD	0x3
[27:24]	DATLAT	0x0
[23:20]	CLKDIV	0x0
[19:16]	BUSTYRN	0x0
[15:8]	DATAST	Data creation time. The write operation is (DATAST+1 HCLK), and the read operation is (DATAST+3 HCLK). The minimum value of this bit is 1.
[7:4]	ADDHLD	Address hold time. (ADDHLD+1 HCLK).
[3:0]	ADDSET	Address establishment time. A write operation is (ADDSET+1 HCLK).

#### 26.2.3.4 Timing diagram of NOR/PSRAM synchronous transfer address/data multiplexing

Data delay and NOR FLASH delay should be noted that the DATALAT value must be consistent with the definition in the NOR FLASH configuration register. The clock period when the NADV signal is low is not counted in the delay parameter. The DATLAT parameter of the FSMC can be DATALAT+2 or DATALAT+3. For special memories, the NWAIT signal will be generated during the data retention period, and DATLAT needs to be set to the minimum value. For other memories, the NWAIT signal will not be generated during the data retention period. , the data retention time of FSMC and memory must be set consistent.

For a single batch transmission, it should be noted that the memory configuration bit is synchronized in batch mode. If 16bit data is transmitted, FSMC will perform a batch transmission with a length of 1. If 32bit data is transmitted, the FSMC is divided into 2 times of 16bit transmission, and the length of an execution is 1. 2 batch transfers.

In NOR FLASH synchronous batch mode access, after the hold time (DATLAT+1 CLK), if the NWAIT signal is detected to be low, the FSMC needs to insert a wait period before NWAIT becomes high. When NWAIT becomes high, FSMC considers the data valid. During the wait state insertion period controlled by the NWAIT signal, the controller will continue to send clock pulses to the memory, hold the chip select signal and output the valid signal, while ignoring the invalid data signal. In bulk transfer mode, the NWAIT signal of NOR FLASH selects 2 timing configurations by configuring the WAITCFG bit.




Figure 26-13 Synchronous Bus Multiplexing Read Operations (multiplexing)

Bitx	Name	Configuration Value
[31:20]	Reserved	0x000
19	CBURSTRW	This bit has no effect
[18:16]	Reserved	0x0
15	ASYNCWAIT	0x0
14	EXTMOD	0x0
13	WAITEN	0x0
12	WREN	This bit has no effect
11	WAITCFG	Set as needed
10	WRAPMOD	0x0
9	WAITPOL	Set as needed
8	BURSTEN	0x1
7	Reserved	0x1
6	FACCEN	Set as needed
[5:4]	MWID	Set as needed
[3:2]	МТҮР	0x1or 0x2
1	MUXEN	0x1
0	MBKEN	0x1

Table 26-22 Mode D FSMC_BCR1 bit field	l
--	---

# Table 26-23 Mode D FSMC\_BTR1 bit field

Bitx	Name	Configuration Value
[31:30]	Reserved	0x0
[29:28]	ACCMOD	0x0
[27:24]	DATLAT	Data Retention Time
[23:20]	CLKDIV	0x0 - CLK=1 HCLK
		0x1 - CLK=2 HCLK
[19:16]	BUSTURN	This bit has no effect
[15:8]	DATAST	This bit has no effect
[7:4]	ADDHLD	This bit has no effect
[3:0]	ADDSET	This bit has no effect




Figure 26-14 Synchronous bus multiplexing write operations (multiplexing)

Table 26-24 Mode D FSMC BCR1 bit field

Bitx	Name	Configuration Value
[31:20]	Reserved	0x000
19	CBURSTRW	0x1
[18:16]	Reserved	0x0
15	ASYNCWAIT	0x0
14	EXTMOD	0x0
13	WAITEN	Bit 1 if the memory supports this function,
15	WAITEN	0 otherwise
12	WREN	0x1
11	WAITCFG	0x0
10	WRAPMOD	0x0
9	WAITPOL	Set as needed
8	BURSTEN	This bit has no effect
7	Reserved	0x1
6	FACCEN	Set as needed
[5:4]	MWID	Set as needed
[3:2]	МТҮР	0x1
1	MUXEN	0x1
0	MBKEN	0x1

Bitx	Name	Configuration Value
[31:30]	Reserved	0x0
[29:28]	ACCMOD	0x0
[27:24]	DATLAT	data retention time
[23:20]	CLKDIV	0x0 - CLK=1 HCLK
[19:16]	BUSTURN	0x1 - CLK=2 HCLK
[15:8]	DATAST	This bit has no effect
[7:4]	ADDHLD	This bit has no effect
[3:0]	ADDSET	This bit has no effect

# 26.2.4 NAND FLASH controller

FSMC supports 8bit and 16bit operation of NAND FLASH. FSMC can generate multiple address cycles as needed. In theory, FSMC has no limit to the capacity of NAND FLASH. The read and write parameters of NAND FLASH can be configured by software, see Table 26-26.

parameter	Features	read and write	parameter value range
memory setup time	The time to establish the address before issuing the command	read/write	1<< T <<256 (AHB HCLK)
memory wait	Minimum duration to issue a	read/write	1<< T <<256 (AHB
time	command		HCLK)
memory retention time	The time to keep the address after the end of the retransmission command, and the data retention time during the write operation	read/write	1<< T <<255 (AHB HCLK)
Memory data bus high impedance time	The data bus remains high-impedance time after initiating a write operation	Write	0<< T <<255 (AHB HCLK)

Table26-26 Software controllable NAND read and write parameters

# 26.2.4.1 External memory interface signals

8bit and 16bit NAND FLASH interface, see Table 26-27, Table 26-28.

FSMC Pin	Direction	Description	
A[17]	output	Address Latch Enable Signal (ALE)	
A[16]	output	Command Latch Enable Signal (CLE)	
D[7:0]	input Output	8bit bidirectional address/data multiplexing bus	
NCE[2]	output	Chip select line	
NOE	output	output enable	
NWE	output	write enable	
NWAIT	enter	wait for signal line	

FSMC Pins	Direction	Description	
A[17]	output	Address Latch Enable Signal (ALE)	
A[16]	output	Command Latch Enable Signal (CLE)	
D[15:0]	input Output	16bit bidirectional address/data multiplexing bus	
NCE[2]	output	Chip select line	
NOE	output	output enable	
NWE	output	write enable	
NWAIT	enter	wait for signal line	

Table 26-28 16bit NAND FLASH

# 26.2.4.2 Supported memory and operation methods


See Table 26-29 for supported memories and operation methods.

Memory	Model	AHB data width	Memory Width	Describe
	Asynchronous read	8	8	
	Asynchronous write	8	8	
8bit NAND	Asynchronous read	16	8	Divided into 2 FSMC visits
obit INAND	Asynchronous write	16	8	Divided into 2 FSMC visits
	Asynchronous read	32	8	Divided into 4 FSMC visits
	Asynchronous write	32	8	Divided into 4 FSMC visits
	Asynchronous read	8	16	
	Asynchronous read	16	16	
16bit NAND	Asynchronous write	16	16	
	Asynchronous read	32	16	Divided into 2 FSMC visits
	Asynchronous write	32	16	Divided into 2 FSMC visits

Table 26-29 Supported Memory and Mode of Operation

# 26.2.4.3 NAND FLASH timing diagram (Including Pre-Wait function)

NAND FLASH operation timing control, involving FSMC\_PMEM2 and FSMC\_PATT2 timing registers, each register contains 4 parameters. The 3 parameters MEMHOLD, MEMWAIT and ATTSET correspond to the number of HCLK cycles in the 3 stages of operating the NAND FLASH, and the MEMHIZ parameter corresponds to the timing when the FSMC starts to drive the data bus. NAND FLASH controller general memory space access timing, see Figure 26-15.



#### Figure 26-15 NAND FLASH Access Timing of Controller General Purpose Memory Space

## 26.2.4.4 NAND FLASH operating procedures

The command latch enables signal (CLE) and address latch enable signal (ALE) of NAND FLASH are driven by FSMC address lines A16 and A17 respectively. Therefore, when sending commands or addresses to NAND FLASH operations, it is necessary to perform a write operation on the specified address of the storage space. The read operation process of NAND FLASH is as follows:

- 1) Configure the PWID, PTYP, PWAITEN and PBKEN of the FSMC\_PCR2, FSMC\_PMEM2 and FSMC\_PATT2 registers according to the NAND FLASH characteristics to be operated.
- 2) Write a command byte in the general storage space. During the period when NWE is low, CLE outputs a high level. At this time, the command byte is recognized as a command by NAND FLASH, and the command is latched. The subsequent page read operation does not need to send the command repeatedly.
- 3) Then, by writing 4 bytes to the memory space, it is used as the starting address of the read operation. During the period when NWE is low, ALE outputs high level, and 4 bytes are recognized by NAND FLASH as the starting address of the read operation at this time. When operating the attribute storage space, the FSMC can be made to generate different timings and realize some NAND FLASH pre-waiting functions.
- 4) Before the FSMC controller starts a new operation, it needs to wait for the R/NB signal of the NAND FLASH to become a high level. During the waiting period, the FSMC controller needs to keep the NCE signal at a low level.
- 5) The FSMC controller can read the memory page byte by byte from the NAND FLASH by operating the general memory space.

## 26.2.4.5 NAND FLASH pre-wait function

For some special NAND FLASHs, after the last address byte is input, the R/NB signal changes to a low level, see Figure 26-16. In the figure (1) is the CPU write byte command 0x00 to 0x70010000; in the figure (2) the CPU writes the NAND FLASH address A7-A0 to 0x70020000; in the figure (3) the CPU writes the NAND FLASH address A15-A8 to 0x70020000 ; (4) in the figure is the address A23-A16 to 0x70020000 of the CPU writing NAND FLASH; (5) in the figure is the address A31-A24 to 0x70020000 of the CPU writing NAND FLASH;




Figure 26-16 Special operation NAND FLASH

When using this function, the timing of tWB is guaranteed by configuring the MEMHOLD bit of the FSMC\_PMEM2 register. After reading and writing operations to NAND FLASH, the FSMC controller will insert (MEMHOLD+1) HCLK between the rising edge of the NEW signal and the next operation. Keep the delay. In order to solve this problem, the attribute space is used to configure the ATTHOLD value so that it conforms to the timing of tWB, and at the same time, it is necessary to keep MEMHOLD at a minimum value. At this time, only when writing the last byte of the NAND FLASH address, the FSMC controller needs to write the attribute storage space, and the rest of the NAND FLASH read and write operations use the general storage space.

#### 26.2.4.6 NAND FLASH ECC features

FSMC's NAND FLASH controller includes an error correction code calculation hardware module, which can effectively reduce the software workload of the CPU when processing error correction codes. When the ECC module reads and writes NAND FLASH, it supports correction of 1 bit error and detection of 2 bit errors in every 256, 512, 1024, 2048, 4096 or 8192 bytes. The page size corresponds to the valid bits of the ECC result, see Table 26-30. After the ECC calculation circuit is enabled, the ECC module monitors the data bus and read/write signals (NCE and NWE) of the NAND FLASH. Pay attention to the following when using ECC:

- When accessing the NAND FLASH, the data appearing on the D[15:0] bus is latched and used for ECC calculations.
- After the specified number of bytes have been written into or read from the NAND FLASH, the software reads the ECC value from the FSMC\_ECCR2 register. To calculate ECC again, first clear ECCEN to 0, and then write 1 to re-enable ECC calculation.

Tuble 20 50 The page size corresponds to the value of the Dece result			
ECCPS[2:0]	Page size (bytes)	ECC significant bit	
000	256	ECC[21:0]	

Table 26-30 The page size corresponds to the valid bits of the ECC result

001	512	ECC[23:0]
010	1024	ECC[25:0]
011	2048	ECC[27:0]
100	4096	ECC[29:0]
101	8192	ECC[31:0]

# 26.3 Register description

Name	Access address	Description	Reset value
R32_FSMC_BCR1	0xA0000000	SRAM/NOR-Flash chip select control register 1	0x000030DX
R32_FSMC_BTR1	0xA0000004	SRAM/NOR-Flash chip select timing register 1	0x0FFFFFFF
R32_FSMC_PCR2	0xA0000060	NAND-Flash Control Register 2	0x00000018
R32_FSMC_SR2	0xA0000064	FIFO Status and Interrupt Register 2	0x00000040
R32_FSMC_PMEM2	0xA0000068	General Purpose Memory Space Timing Register 2	0xFCFCFCFC
R32_FSMC_PATT2	0xA000006C	Attribute Storage Space Timing Register 2	0xFCFCFCFC
R32_FSMC_ECCR2	0xA0000074	ECC Result Register 2	0x00000000
R32_FSMC_BWTR1	0xA0000104	SRAM/NOR-Flash write timing register 1	0x0FFFFFFF

# Table 26-31 FSMC related registers

# 26.3.1 SRAM/NOR-Flashchip select control register 1 (FSMC\_BCR1)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
										CBU RSTR Reserved W					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ASY NCW AIT	EXT M OD	WAIT EN	WRE N	WAIT CFG	WRA P MOD		BUR STEN	Reser ved	FAC C EN	MWI	D[1:0]	MTYI	<b>P</b> [1:0]	MUX EN	MBK EN

Bit	Name	Access	Description	Reset value
[31:20]	Reserved	RO	Reserved	0
19	CBURSTRW	RW	<ul><li>Bulk write enable.</li><li>1: The write operation is in synchronous mode;</li><li>0: The write operation is in asynchronous mode.</li></ul>	0
[18:16]	Reserved	RO	Reserved	0

15	ASYNCWAIT	RW	<ul> <li>Waiting for signal during asynchronous transfer.</li> <li>1: Waiting for a signal during asynchronous transfer is enabled;</li> <li>0: Disable waiting for signals during asynchronous transfers.</li> </ul>	0
14	EXTMOD	RW	Extended mode enabled. 1: Allow writing to use the FSMC_BWTR register; 0: Writes to the FSMC_BWTR register are not allowed.	0
13	WAITEN	RW	<ul> <li>Wait for enable. When the flash memory is in bulk transfer mode, this bit controls whether the wait signal is inserted according to the NWAIT signal.</li> <li>1: Use NWAIT signal;</li> <li>0: Disable the NWAIT signal.</li> </ul>	1
12	WREN	RW	<ul><li>Write operations are enabled.</li><li>1: Allow FSMC to write to the memory;</li><li>0: FSMC is prohibited from writing to the memory.</li></ul>	1
11	WAITCFG	RW	<ul> <li>Wait for timing configuration.</li> <li>1: The NWAIT signal is valid during the wait state;</li> <li>0: The NWAIT signal is valid one data cycle before the wait state.</li> </ul>	0
10	WRAPMOD	RW	<ul><li>Batch mode supports unaligned enable.</li><li>1: Supports direct unaligned batch operations;</li><li>0: Direct unaligned bulk operations are not supported.</li></ul>	0
9	WAITPOL	RW	Wait for signal polarity. 1: NWAIT wait signal is active high; 0: NWAIT wait signal is active low.	0
8	BURSTEN	RW	<ul><li>Batch mode enabled.</li><li>1: Enable batch mode;</li><li>0: Batch mode is not enabled.</li></ul>	0
7	Reserved	RO	Reserved	1
6	FACCEN	RW	NOR FLASH access enabled. 1: Allow access to NOR FLASH; 0: Disable access to NOR FLASH.	1
[5:4]	MWID	RW	Data bus width. 11: reserved; 10: reserved; 01: 16 bits; 00: 8 bits;	01b
[3:2]	MTYP	RW	Storage type.	reset

			11: reserved;	value
			10: NOR FLASH;	
			01: PSRAM;	
			00: SRAM, ROM;	
			Address/data multiplexing enabled.	reset
1	MUXEN	RW	1: address/data multiplexing;	value
			0: Address/data are not multiplexed.	
			Memory block enabled.	reset
0	MBKEN	RW	1: Enable the corresponding memory block;	value
			0: Disable the corresponding memory block.	

# 26.3.2 SRAM/NOR-Flash Chip Select timing register 1 (FSMC\_BTR1)

	DATAST[7:0]						ADDHLD[3:0] ADDSET[3:0				ET[3:0]				
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Rese	served ACCMOD[1: DATLAT[3:0]		CLKDIV[3:0]			BUSTURN[3:0]									
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16

Bit	Name	Access	Description	Reset value
[31:30]	Reserved	RO	Reserved	0
[29:28]	ACCMOD	RW	Asynchronous access mode. 11: Mode D; 10: mode C; 01: Mode B; 00: Mode A.	00Ъ
[27:24]	DATLAT	RW	Data retention time. For synchronous batch mode (only for NOR FLASH) 1111: The first data hold time is 17 CLK clocks; 1110: The first data hold time is 16 CLK clocks;  0000: The first data hold time is 2 CLK clocks;	1111b
[23:20]	CLKDIV	RW	Clock divider ratio (CLK signal). This parameter has no effect when accessing asynchronous NOR FLASH, SRAM and ROM. 1111: 1 CLK cycle = 16 HCLK cycles; 1110: 1 CLK cycle = 15 HCLK cycles;  0001: 1 CLK cycle = 2 HCLK cycles; 0000: Reserved.	1111b

[19:16]	BUSTURN	RW	Bus recovery time. (only for NOR FLASH) 1111: bus recovery time = 16 HCLK cycles; 1110: bus recovery time = 15 HCLK cycles;  0000: bus recovery time = 1 HCLK cycle;	1111b
[15:8]	DATAST	RW	Data retention time. 11111111: data hold time = 256 HCLK cycles; 11111110: data hold time = 255 HCLK cycles;  00000001: data hold time = 2 HCLK cycles; 00000000: Reserved.	0xFF
[7:4]	ADDHLD	RW	Address hold time. (Only for asynchronous operations) 1111: address hold time = 16 HCLK cycles; 1110: address hold time = 15 HCLK cycles;  0000: address hold time = 1 HCLK cycle;	1111b
[3:0]	ADDSET	RW	Address establishment time. (Only for asynchronous operations) 1111: Address setup time = 16 HCLK cycles; 1110: Address setup time = 15 HCLK cycles;  0000: Address setup time = 1 HCLK cycle;	1111b

# 26.3.3 NAND-Flash control register2 (FSMC\_PCR2)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Reserved									EC	ECCPS[2:0]		TAR[3]		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-	FAR[2:0	)]		TCLI	R[3:0]	-	Rese	erved	ECC EN	PWII	D[1:0]	РТҮР	PBK EN	PWA ITEN	Reser ved

Bit	Name	Access	Description	Reset value
[31:20]	Reserved	RO	Reserved	0
[19:17]	ECCPS	RW	ECC page size 111: Reserved. 101: 8192Byte 100: 4096Byte 011: 2048Byte 100: 1024Byte 100: 512Byte 100: 256Byte	0
[16:13]	TAR	RW	ALE to RE delay. 1111: 16 HCLK cycles;	0

			1110: 15 HCLK cycles;		
			0000: 1 HCLK cycle.		
			CLE to RE delay.		
			1111: 16 HCLK cycles;		
[12:9]	TCLR	RW	1110: 15 HCLK cycles;	0	
			0000: 1 HCLK cycle.		
[8:7]	Reserved	R0	Reserved	0	
			ECC enabled.		
6	ECCEN	RW	1: Enable ECC;	0	
			0: Disable ECC.		
			Data bus width.		
			11: reserved;		
[5:4]	PWID	RW	10: reserved;	01b	
			01: 16 bits;		
			00: 8 bits.		
			Memory Type.		
3	РТҮР	RW	1: NAND flash memory;	1	
			0: Reserved.		
			NAND memory enable.		
2	PBKEN	RW	1: Enable the corresponding memory block;	0	
			0: Disable the corresponding memory block.		
			Wait for the function to be enabled.		
1	PWAITEN	RW	1: enable;	0	
			0: Disabled.		
0	Reserved	RO	Reserved	0	

# 26.3.4 FIFO status and interrupt registers2 (FSMC\_SR2)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved								FEM PT	IFEN	ILEN	IREN	IFS	ILS	IRS

Bit	Name	Name Access Description			
[31:7]	Reserved	RO	Reserved	0	
			FIFO empty flag.		
6	FEMPT	RO	1: FIFO empty;	1	
			0: FIFO is not empty.		
5	IFEN	RW	Interrupt falling edge detection enabled.	0	
5	II EN	IXW	1: enable;	0	

			0: Disabled.	
			Interrupt high level detection enabled.	
4	ILEN	RW	1: enable;	0
			0: Disabled.	
			Rising edge interrupt detection enabled.	
3	IREN	RW	1: enable;	0
			0: Disabled.	
			Interrupt falling edge status.	
2	IFS	RW	1: generate interrupt falling edge;	0
			0: No falling edge is generated.	
			Interrupt high state.	
1	ILS	RW	1: generate interrupt high level;	0
			0: No interrupt high level is generated.	
			Interrupt rising edge status.	
0	IRS	RW	1: No interrupt rising edge is generated;	0
			0: Interrupt rising edge is generated.	

# 26.3.5 General purpose memory space timing registers 2 (FSMC\_PMEM2)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		-	MEM	IHIZx	-	-	-		-	_	MEMH	IOLDx		-	-
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Bit	Name	Access	Description	Reset value
[31:24]	MEMHIZx	RW	High-impedance time of the general spatial data bus. 11111111: NAND FLASH is 255 HCLK cycles; 11111110: NAND FLASH is 254 HCLK cycles;  00000000: NAND FLASH is 0 HCLK cycles.	0xFC
[23:16]	MEMHOLDx	RW	Universal space hold time. 11111111: 255 HCLK cycles; 11111110: 254 HCLK cycles;  00000001: 1 HCLK cycle; 00000000: Reserved.	0xFC
[15:8]	MEMWAITx	RW	Universal space wait time. (Need to add the wait period introduced by the NWAIT signal going low) 11111111: 256 HCLK cycles;	0xFC

			11111110: 255 HCLK cycles;	
			00000001: 2 HCLK cycles;	
			00000000: Reserved.	
			Universal space build time.	
			11111111: NAND FLASH 257 HCLK cycles;	
[7:0]	MEMSETx	RW	11111110: NAND FLASH 256 HCLK cycles;	0xFC
			00000000: NAND FLASH 2 HCLK cycles.	

# 26.3.6 Attribute storage space timing register 2 (FSMC\_PATT2)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			ATT	HIZx							ATTH	OLDx			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ATTWAITx										ATT	SETx			

Bit	Name	Access	Description	Reset value
[31:24]	ATTHIZx	RW	High-impedance time of the attribute space data bus. 11111111: 255 HCLK cycles; 11111110: 254 HCLK cycles;  000000000: 0 HCLK cycles.	0xFC
[23:16]	ATTHOLDx	RW	Attribute space holds time. 11111111: 255 HCLK cycles; 11111110: 254 HCLK cycles;  000000001: 1 HCLK cycle; 00000000: Reserved.	0xFC
[15:8]	ATTWAITx	RW	Property space wait time. (Need to add the wait period introduced by the NWAIT signal going low) 11111111: 256 HCLK cycles; 11111110: 255 HCLK cycles;  000000001: 2 HCLK cycles; 00000000: 1 HCLK cycle.	0xFC
[7:0]	ATTSETx	RW	Property space creation time. 11111111: 256 HCLK cycles; 11111110: 255 HCLK cycles;  000000000: 1 HCLK cycle.	0xFC

# 26.3.7 ECC result register2 (FSMC\_ ECCR2)

Offset address: 0x74

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
_	-	-	-	-	-	-	ECC[	31:16]	-	-	-	-	-	-	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	ECC	[15:0]	-	-	-	-	-	-	

Bit	Name	Access	Description	Reset value
[31:0]	ECC	RO	ECC calculation result	0

# 26.3.8 SRAM/NOR-Flash write timing register1 (FSMC\_BWTR1)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Rese	erved	ACCMOD DATLAT				CLK	DIV			BUSTYRN					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	DATAST								ADD	HLD	-		ADE	OSET	-

Bit	Name	Access	Description	Reset value
[31:30]	Reserved	RO	Reserved	0
[29:28]	ACCMOD	RW	Access mode. (This bit is valid when EXTMOD is 1) 00: Access mode A; 01: Access mode B; 10: Access mode C; 11: Access mode D.	00Ъ
[27:24]	DATLAT	RW	Data retention time. (NOR FLASH synchronous batch mode) CLK is the flash clock. 1111: 17 CLK cycles; 1110: 16 CLK cycles;  0000: 1 HCLK cycle.	1111b
[23:20]	CLKDIV	RW	Clock divider ratio (CLK). 1111: 1 CLK cycle = 16 HCLK cycles; 1110: 1 CLK cycle = 15 HCLK cycles;  0001: 1 CLK cycle = 2 HCLK cycles; 0000: Reserved.	1111b
[19:16]	Reserved	RO		1111b
[15:8]	DATAST	RW	Data retention time.	0xFF

<b></b>			11111111 25( UCL K and an		
			11111111: 256 HCLK cycles;		
			11111110: 255 HCLK cycles;		
			00000001: 2 HCLK cycles;		
			00000000: Reserved.		
			Address hold time.		
	ADDHLD		1111: 16 HCLK cycles;	11111	
[7,4]		RW	1110: 15 HCLK cycles;		
[7:4]				1111b	
			0001: 2 HCLK cycles;		
			0000: Reserved.		
	[3:0] ADDSET		Address establishment time.		
			1111: 16 HCLK cycles;		
[2,0]		DUV	1110: 15 HCLK cycles;	11111	
[3:0]		RW		1111b	
			0001: 2 HCLK cycles;		
			0000: 1 HCLK cycle.		

# **Chapter 27 Ethernet transceiver (ETH)**

# The module descriptions in this chapter are applicable to some products of the CH32V3x and CH32F20x series.

The "Ethernet transceiver" mentioned in this chapter is a proper term, which means the Ethernet (Ethernet) data link layer transceiver inside the microcontroller, the communication rate is up to gigabit per second (1Gbps), it is a communication peripheral. The "MAC" mentioned in this chapter refers to the role name of the Ethernet transceiver at the data link layer and is a component of the Ethernet transceiver.

Ethernet transceiver (Ethernet Transceiver MAC) is an important high-speed communication component of microcontroller, which allows microcontroller to access Ethernet at Gigabit connection speed to achieve extremely fast data communication.

# 27.1 For CH32F20x\_D8C and CH32V30x\_D8C

#### 27.1.1 Main features

The Ethernet transceiver of the microcontroller is an important high-speed communication peripheral of the microcontroller. It integrates Gigabit MAC (media access controller), 32-bit wide DMA controller, management counter (MMC), precision time protocol control device (PTP) and a 10M-speed Ethernet physical layer (10BASE-T PHY). After an external Gigabit Ethernet physical layer (PHY), it can access Ethernet at a Gigabit (1Gbps) speed for data transmission and reception. The Ethernet transceiver works at the data link layer and needs to implement the TCP/IP protocol stack and interface through software. The Ethernet transceiver supports 3 MII interfaces of standard MII, RMII and RGMII to connect to the PHY. If the user wants to achieve Gigabit access speed, the RGMII interface must be used; the Ethernet transceiver controls the PHY through the SMI interface, and the timing of the interface is automatically controlled by the MAC. Implementation, without the need for users to generate through software. The RGMII interface supports transmit clock phase inversion and relative data delay, with a maximum delay of 4 nanoseconds. The MAC of the Ethernet transceiver supports the Ethernet of the standard IEEE802.3 protocol, and supports magic frames and specific wake-up frames. The DMA controller matched with the Ethernet transceiver performs data transceiver management and memory transfer in the form of descriptors. The number of descriptors is determined by the user according to the communication intensity. The DMA controller can specify the descriptors at a speed of 32 bits wide. The memory space to write received data or fetch from to send data. In addition, the MAC of the Ethernet transceiver also supports the IEEE1588 Precision Time Protocol.

#### 27.1.1.1 MAC features

- The MAC is mounted on the AHB bus
- Support 10M/100M/1000M Ethernet
- Support MII/RMII/RGMII interface
- RGMII supports transmit clock delay and inversion
- Support full duplex and half duplex
- Support automatic insertion of frame header sequence and SFD
- Support automatic insertion and check CRC
- Support automatic calculation and verification of the checksum of IP/ICMP/TCP/UDP protocol packets
- Support sending frame length control
- Support sending gap adjustment

- Support VLAN frame
- Support perfect address filtering and HSAH filtering of frame receiving addresses
- Support frame sending address filtering
- Support multicast broadcast frame reception control
- Support promiscuous mode
- Support SMI management interface (one set each for RGMII and MII)
- Support magic frame and custom wake-up frame to wake up microcontroller
- Support dedicated Ethernet wake-up interrupt entry
- Supports data loopback at the link layer

# 27.1.1.2 DMA features

- 32-bit wide MAC dedicated DMA
- Minimize CPU operations
- DMA is mounted on the AHB bus, and is also the master device of the AHB bus to directly access the RAM
- Supports access to RAM in a byte-aligned manner
- Manage send and receive buffers in the form of descriptors
- Part of the status feedback sent by the receiver is in the descriptor
- Can dynamically modify descriptors and buffers that are not in use
- Support manual stop or start
- Supports chained or ringed formal connection descriptors
- Support multiple interrupt sources such as transceiver completion interrupt

# 27.1.1.3 MMC module features

- Support manual reset, stop or freeze
- Multiple counters supporting multiple counting modes for sending and receiving
- Support multiple interrupts

# 27.1.1.4 PTP module features

- Support IEEE 1588 protocol
- Support to automatically save the current moment when sending and receiving
- Comes with a 32-bit second timer and a 32-bit signed sub-second timer
- Support to adjust the time in 2 ways: fine adjustment and coarse adjustment
- Single interrupt source
- Support PPS output

# 27.1.1.5 Internal 10BASE-T physical layer features

- Support 10BASE-T
- Management via SMI interface
- Support MDIX automatic rollover
- Supports differential pair p/n polarity reversal of MDI interface
- Self-sustaining manual reset
- Supports data loopback at the physical layer
- Support half duplex

# 27.1.2 Overview

Ethernet transceivers work at the data link layer and physical layer in the OSI seven-layer model. If a data transmission rate greater than 10Mbps needs to be achieved, an external 100M or 1000M physical layer chip (PHY) is required to achieve physical connection. In order to establish the communication of protocols such as IP, TCP and UDP in the widely used Ethernet, the user also needs to implement the TCP/IP protocol stack in software. The Ethernet transceiver is composed of a media access control layer (MAC), a matching DMA and their control registers, and a 10M physical layer.





Figure 27-1 Position of Ethernet Transceivers in OSI Model and TCP/IP Model

The MAC of the Ethernet transceiver is designed according to the specifications of the IEEE802.3 protocol, and is equipped with a 32-bit wide DMA to ensure that the data can be quickly forwarded from the network cable to the memory of the microcontroller. The Ethernet transceiver has powerful and complete DMA control registers, MAC control registers and mode control registers. The microcontroller's CPU operates the registers of the Ethernet transceiver through the AHB bus. The Ethernet transceiver is connected to the gigabit Ethernet physical layer through the RGMII interface. If only the speed of 100M Ethernet is required, it can be connected to the 100M Ethernet physical layer through the MII or RMII interface. The pins of the MII, RMII and RGMII interfaces of the Ethernet transceiver are multiplexed, see section 27.3 for details. The Ethernet transceiver, the clock of the AHB bus cannot be lower than 50MHz.

Figure 27-2 Block diagram of Ethernet Transceiver



In addition, the Ethernet transceiver also supports the IEEE1588 Precision Time Protocol (PTP) to provide precise time data for microcontroller systems or off-chip.

# 27.1.3 Ethernet transceiver pinouts and configuration

The microcontroller supports 3 MII interfaces, namely Standard MII, RMII and RGMII. The MII/RMII interface is dedicated to 10M and 100M Ethernet physical layers, and the RGMII interface can be used for 10M, 100M and Gigabit Ethernet. The following table shows the distribution of standard MII, RMII and RGMII interfaces and internal physical layers on package pins.

 Table 27-1 Media independent interface of microcontroller, media dependent interface of built-in physical layer and other related pinouts and required configuration

		RGMII Pin			MII/RMII Pin
Pinout	RGMII	configuration	MII	RMII	configuration
PA2	TXCLK		ME	)C	Push-pull
					multiplexed
					output
PC1	RXCTL	floating input	MD	IO	Push-pull
					multiplexed
					output
PA1	RXD3	floating input	RX_CLK	REF_CLK	floating input
PA7	TXD0	Push-pull	RX_DV	CRS_DV	floating input
		multiplexed			
		output			
PC4	TXD1	Push-pull	RXD0	RXD0	floating input
		multiplexed			
		output			
PC5	TXD2	Push-pull	RXD1	RXD1	floating input
		multiplexed			
		output			~
PB0	TXD3	Push-pull	RXD2		floating input
		multiplexed			
DD 1		output	DVD2		flageting in most
PB1	125MHz_IN	floating input	RXD3		floating input
PB10	DVD1	flageting in most	RXER		floating input
PC3 PB11	RXD1	floating input	TX_CLK	TV EN	floating input
PBII			TX_EN	TX_EN	Push-pull multiplexed
PB12	MDC	Push-pull	TXD0	TXD0	output Push-pull
1 D12	WIDC	multiplexed	1 AD0	1AD0	multiplexed
		output			output
PB13	MDIO	Push-pull	TXD1	TXD1	Push-pull
1.215		multiplexed	11101	ind i	multiplexed
		output			output
		Carpat			output

PC2	RXD0	floating input	TXD2		Push-pull multiplexed output		
PB8			TXD3		Push-pull		
1 00			17105		multiplexed		
					-		
					output		
PA0	RXD2	floating input	CRS		floating input		
PA3	TXCTL	Push-pull	COL		floating input		
		multiplexed					
		output					
PB5	PPS_OUT (Push-pull multiplexed output)						
PC6	10BASE-T_TX_p (no IO configuration required)						
PC7	10BASE-T_TX_n (no IO configuration required)						
PC8	10BASE-T_RX_p (no IO configuration required)						
PC9	1	0BASE-T_RX_n (n	o IO configurat	ion required)			

# 27.1.4 Physical Layer (PHY) management and data interaction

The MAC of the Ethernet transceiver manages the PHY through the site management interface (SMI interface), and uses the media independent interface (MII interface) to exchange data with the PHY. The MII interfaces supported by the microcontroller include standard MII (usually written as MII), reduced MII (RMII) and reduced Gigabit MII (RGMII). The microcontroller uses different pins to bring out the SMI interface in MII/RMII mode and in RGMII mode.

# 27.1.4.1 SMI interface

The SMI interface is a serial communication interface. It uses MDC (clock line) and MDIO (data line) to access the registers of the PHY to manage the PHY, and can manage up to 32 PHY chips. Where MDC is the clock line, which is kept low when idle, and MDIO is the data line. The read and write operations of SMI and the composition of the frame are dominated by the MAC, and the user only needs to write the address and data. The relevant registers are the MII address register (R32\_ETH\_MACMIIAR) and the MII data register (R32\_ETH\_MACMIIAR).

## 27.1.4.1.1 Frame format

The format of the SMI interface management frame is shown in Table 27-2 below.

	Preamble	STR	OP	PHY	REG	Т	DATA	Р
				ADR	ADR			
Read	32 x "1"	01	10	PPPPP	RRRRR	Z0	DDDDDDDDDDDDDDD	Ζ
Write	32 x "1"	01	01	PPPPP	RRRRR	10	DDDDDDDDDDDDDDDD	Ζ

The fields of the management frame are defined as follows:

1) Preamble: Preamble, consisting of 32 "1"s, used for MAC and PHY synchronization;

2) STR: start character, fixed as "01";

3) OP: operator, read as "10", written as "01";

4) PHY ADR: physical layer address, 5 bits;

5) REG ADR: register address, 5 bits;

- 6) T: Converter, 2 bits, used to switch the control of the MDIO line between the MAC and the PHY. During the read operation, the MAC maintains a high impedance to the MDIO line, and the PHY maintains a high impedance to the first bit, pulls down the second bit, and obtains control of the MDIO; during a write operation, the MAC first sets the MDIO line high and then pulls it down. PHY maintains a high-impedance state for MDIO, and MAC maintains control over MDIO;
- 7) DATA: data field, 16 bits, data read and written by MAC to PHY, MSB first;
- 8) P: Both MAC and PHY maintain a high-impedance state for MDIO, but the pull-up resistor of PHY will pull MDIO high.

#### 27.1.4.1.2 Read and write timing

#### Writing to the PHY register operates as follows:

When the user sets the MII write bit (ETH\_MACMIIAR:MW) and the busy bit (ETH\_MACMIIAR:MB), the SMI interface will send the PHY address and register address to the PHY, and then send the data (ETH\_MACMIIDR). In the process of sending data through the SMI interface, the values of the MII address register and MII data register cannot be modified; during this process, the busy bit remains high, and the write operation to the MII address register or MII data register will be ignored, and the entire transmission is affected. When the write operation is completed, the SMI interface will clear the busy bit, and the user can judge the end of the write operation according to the busy bit. The write part of Figure 27-3.

The operation of reading the PHY register is as follows:

When the user sets the MII busy bit of the MII address register (ETH\_MACMIIAR) of the Ethernet MAC and keeps the MII write bit reset, the SMI interface sends the PHY address and register address, and performs the operation of reading the PHY register. During the entire transfer process, the user cannot modify the contents of the MII address register and the MII data register. During the transfer, the busy bit remains high, and writes to the MII address register or the MII data register will be ignored and will not affect the correct completion of the entire transfer. After the read operation is complete, the SMI interface will clear the busy bit and write the data read back from the PHY into the MII data register. The read section of Figure 27-3.




Figure 27-3 SMI Interface read and write speed chart

#### 27.1.4.1.3 SMI clock

Generally speaking, the SMI clock needs to be kept in a fixed range to ensure that the SMI clock actually needs to be received by the PHY. For details, refer to the manual of the PHY chip selected by the user.

The SMI clock frequency is divided from the AHB clock by the CR field of the MII address register (ETH MACMIIAR). The following table shows the frequency division relationship between SMI clock and

AHB clock. By default, divide by 42 is selected.

	Range of AHB clocks suitable	SMI clock			
	for matching				
0000Ь	Above 60MHz	AHB clock/42			
0010b	20-35MHz	AHB clock/16			
0011b	35-60MHz	AHB clock/26			
other values	meaningless				

Table 27-3 Frequency	division relationshi	n between SMI	clock and AHB clock

#### 27.1.4.2 MII/RMII interface

#### 27.1.4.2.1 Overview

Media Independent Interface (MII) is the interface for data communication between MAC and PHY. According to the speed and the number of leads, there are standard MII, RMII, GMII, RGMII and SGMII. The media independent interface generally has a group of receiving and transmitting, and each group is composed of a clock line, a number of data lines and auxiliary lines. The supported MII interfaces are: standard MII/RMII supports 10M and 100M physical layers, and RGMII supports 10M, 100M and 100M physical layers. Since the physical layers commonly used in the market are generally 10M/100M auto-negotiation physical layer, users should use standard MII/RMII interface when using 10M/100M auto-negotiation physical layer, and when using 10M/100M auto-negotiation physical layer, 100M/100M physical layer should use RGMII interface.

In general, the clock and data in the transmit direction (at the beginning of TX) of the media independent interface are sent by the MAC, and the clock and data in the receive direction (at the beginning of RX) are sent by the PHY, but the RMII clock is common. For the pin wiring in the same direction, pay attention to the equal-length wiring. For specific wiring points, please refer to the Layout manual of the physical layer chip selected by the user or chapter 27.9 of this manual.

#### 27.1.4.2.2 Pins

MII Pins and functions of the interface are as follows:


T 11	774	N ATT	T C	•	1	c
Table	27-4	<b>NIII</b>	Interface	pins	and	functions
10010				P		1.00110.000

Pin	Features
TXC	Transmit Clock (2.5MHz or 25MHz)
TXEN	Transmit data enable
TXD0	
TXD1	Transmit Data Line [0:3]
TXD2	
TXD3	
RXC	Receive clock (2.5MHz or 25MHz)
RXDV	Indicates that the received data is valid
RXER	Receive data error
RXD0	
RXD1	Receive Data Line [0:3]
RXD2	
RXD3	

COL	collision detection
CRS	carrier detect

Figure 27-4 shows how the MAC and PHY are connected using the definition of the MII interface.

$\mathbf{E}_{1}^{1}$		$- \dots$
Figure 27-4 How the MAC and PHY	are wired when the Ethernet in	ansceiver lises the MILL specification
ingule 27 inflow the time to the inflo	are when the Eulernet at	anseerver uses the min speetheution




The pins and functions of the RMII interface are as follows:

Table 27-51 ms and functions of the Kivin interface					
Pin	Features				
CLK_REF	Transceiver clock (50MHz)				
TXEN	Send data enable				
TXD0	Transmit Data Lines [0:1]				
TXD1					
CRSDV	Receive data valid				
RXD0	Receive Data Lines [0:1]				
RXD1					

Table 27-5 Pins and functions of the RMII interface

When using the RMII interface, the transceiver clocks share the same line for transmission, and the clock frequency is fixed at 50MHz. When RMII is used at a rate of 10Mbps, RX and TX sample data every 10 cycles, and the data line needs to retain data for 10 cycles; MAC and PHY need to use the same clock source. The MCO output of the MAC can be connected to the external clock source input pin of the PHY. Figure 27-5 shows how the MAC and PHY are wired when using the RMII interface.



# Figure 27-5 Wiring diagram of MAC and PHY when using RMII interface


*Note: The Ethernet transceiver needs to input the externally provided REF\_CLK 50MHz clock frequency from the RXC pin.* 

## 27.1.4.2.3 Timing

Difference in timing between RMII and MII:

- The clock of RMII is fixed at 50MHz, while the transceiver clock of MII works at 2.5MHz or 25MHz depending on the actual connection speed;
- RMII transceivers share the same clock line;
- RMII is a 2-bit data line, while MII is a 4-bit data line.

Figure 27-6 shows the timing of RMII and MII.



MII_TX_EN	
RMII_TX_EN	

# 27.1.4.3 RGMII interface

#### 27.1.4.3.1 Pins

The pins and functions of the RGMII are as follows

Pin	Features							
TXC	Transmit clock							
TXCTL	Transmit data control							
TXD0								
TXD1	Transmit data lines [0:3]							
TXD2								
TXD3								
RXC	Receive clock							
RXCTL	Receive data control							
RXD0								
RXD1	Receive data lines[0:3]							
RXD2								
RXD3								

Table 27-6 RGMII pins and functions

Note: 1. TXCTL/RXCTL is used in the Ethernet transceiver of this microcontroller as a valid signal for sending and receiving data;

2. RGMII has an independent SMI interface.

#### 27.1.4.3.2 Timing

RGMII works in 10M and 100M rate modes, and the timing is similar to MII; when working in gigabit, the clock of RGMII is 125MHz, and the double-edge sampling method is adopted. RGMII does not support half duplex.

Since RGMII uses double edge sampling and operates at a clock frequency of 125MHz, circuit designers should be aware of signal integrity issues.

The clock received by the receiver of the RGMII should lag the data by 90° to ensure correct sampling. Ethernet transceivers are designed to transmit clock delay output and phase inversion.




Figure 27-7 RGMII timing diagram


# 27.1.4.4 Precautions when using the internal 10M physical layer

When the internal physical layer enable bit of the extension register is set, all MII-related configurations will be ignored, the read and write of the SMI interface will be directly mapped to the internal physical layer, and the physical layer address written by the SMI interface will be ignored. Users can access the internal physical layer registers to get the physical layer connection status, see chapter 27.8.5 for details.

Figure 27-8 Ethernet Peripheral Clock Tree

#### 27.1.4.5 Clock generation and output

#### 27.1.4.5.1 Peripheral clock source configuration



As can be seen from the above figure, the clock of the internal 10M Ethernet physical layer is provided by PLL3 and must be 60MHz. When using the internal physical layer, the second bit of the extension register needs to be set. After setting, the settings related to MII/RMII/RGMII are invalid.

When using MII, the transceiver clock is provided by the external physical layer, which is 2.5MHz or 25MHz. When using RMII, REF\_CLK is the only clock, which is input to the microcontroller from the RXC pin, and is fixed at 50MHz. When using RMII, the 23rd bit in the AFIO remapping register needs to be set.

When using RGMII, the MAC needs a clock with a frequency of 125MHz, which is generated by the VCO of the internal PLL2/PLL3 (the VCO output is twice the output frequency of the PLL) or an external input, and the 125MHz clock is input through the EXT\_125M pin. The transmit clock of RGMII is generated by the MAC, and the receive clock is generated by the PHY. To turn on RGMII, you need to set bit 3 in the extension registers, set bit 22 in the second configuration register of RCC, and select the appropriate 125MHz clock source in [21:20]. For details, see EVT routines on the official website.

#### 27.1.4.5.2 MCO output

It is known that MCO supports output of 8 clocks, namely HSE, HSI, system clock frequency, PLLCLK/2, PLL2CLK, PLL3CLK, PLL3CLK/2 and XTI. Users can use MCO to output the frequency required in the application, such as 25MHz clock required by common physical layer chips to save a crystal. The output frequency of the MCO should not be greater than 100MHz.

#### 27.1.5 IEEE802.3 and IEEE1588

The IEEE802.3 protocol and its supplementary protocols constitute the official standard of the current Ethernet, which defines all aspects of the currently used Ethernet in detail. We can think of Ethernet as part of the

physical layer and data link layer in the OSI model. This section discusses the parts that users need to use in the IEEE802.3 protocol from the application point of view, that is, the frame format and the content related to the MAC address. At the same time, the Ethernet transceiver of the microcontroller also supports the IEEE1588 Precision Time Protocol, which will also be discussed in this article.

In the Ethernet model constructed by the IEEE802.3 protocol, the data transmission unit is an Ethernet frame. Ethernet frames have different encoding forms when transmitted on different media at different rates. After receiving, they are decoded by the physical layer and sent to the MAC through the MII interface. After the MAC checksum is filtered, it is extracted by the TCP/IP protocol stack. Application information is sent to different application processes.

## 27.1.5.1 Frame format

The frame format of an Ethernet frame is shown in Table 27-7.

Table 27-7 Normal Ethernet frame format									
Preamble	SFD	Target	arget Source		Data field	CDC			
	SFD	address	address	Length/Type	Data field	CRC			
7 Bytes	7 Bytes 1Byte 6 Bytes 6 Bytes 2 Bytes 46-1500 Bytes 4 B								
Total length: 64 to 1518 bytes plus 8 bytes of physical layer header (preamble and SFD)									

Table 27-7 Normal Ethernet frame format

Preamble: 56-bit (7 bytes) alternating low-level and high-level jumps, the value is fixed, which is 0xAA-0xAA-0xAA-0xAA-0xAA-0xAA-0xAA in hexadecimal. This field is used for clock synchronization. This field is added/removed automatically by the hardware and the user does not need to care about it.

SFD: Frame start delimiter, 8 bits (1 byte), the value is 10101011b, SFD is used to remind the receiver that this is the last opportunity to synchronize the clock, followed by the target address. This byte is automatically added/removed by the hardware, and the user does not need to care about it.

Destination address: The device that sends this frame wants to receive the device address of this frame, and the address here refers to the hardware address, also known as the MAC address, which is assigned by the IEEE for the manufacturer, globally unique, 6-byte (48-bit). The MAC addresses of WCH microcontrollers have been programmed into the devices when they leave the factory. The transmission of the address follows the principle of the least significant bit first.

Source Address: The hardware address of the device that sent this frame. The source address must be a unicast address.

Length/Type: 2 bytes, Ethernet is generally used as a type, and is also used as a length in the IEEE802.3 standard. It is demarcated by 1536 (i.e. 0x0600). The protocol above 1536 indicates which upper-layer protocol the data part is organized according to, for example, 0x0806 means ARP, 0x0800 means IPv4, 0x86dd means IPv6; below 1536 means data length.

Data field: Minimum 46 bytes, maximum 1500 bytes. When the data field is less than 46 bytes, you need to add padding to 46 bytes, and if it exceeds 1500 bytes, please create another frame. The data field is loaded with the data that needs to be actually sent.

CRC: Cyclic Redundancy Check, the CRC32 check is used here.

#### 27.1.5.2 Frame sending

When the Ethernet transceiver sends a data frame, its dedicated DMA controller takes out the data to be sent from the RAM specified by the transmit descriptor (trans descript in Section 14.1.1) and pushes it into the MAC through the dedicated data bus. The filling level of the FIFO will be returned to the DMA controller. When all the data to be sent is sent, the DMA controller will send a data start signal to the MAC, and the MAC will start sending; read the data from the FIFO and send it to the MII interface (RMII). /RGMII) Send the pilot, SFD, and send the actual data; after the DMA controller sends the data end signal to the MAC, the MAC adds the automatically calculated CRC.

The MAC will calculate the checksum for the checksum field according to the type of the frame sent by the configured automatic device, and replace the value of the original checksum field. This feature can be turned off.

The MAC will automatically add the CRC32 check to the padding, or it can be set to not add the CRC check bit. According to the provisions of the IEEE802.3 protocol, the length of the data field is not less than 46 bytes. When the MAC detects that the data field to be sent is shorter than 46 bytes, it will automatically add padding after the number field. If automatic padding is selected, then The CRC32 checksum must be added, ignoring the register configuration. The CRC32 verification formula used by the MAC is as follows:

G(x)=x32 +x26 +x23 +x22 +x16 +x12 +x11 +x10 +x8 +x7 +x5 +x4 +x2 +x +1

When the IEEE 1588 (PTP) function is enabled, the MAC will save the current timestamp in the descriptor when sending an Ethernet frame, but will overwrite some information at the same time, and the user can read the time in time in the receive interrupt Stamp and complete the descriptor.

#### 27.1.5.3 Frame reception

When the Ethernet transceiver receives the Ethernet frame, the Ethernet frame enters the MAC from MII, RMII or RGMII, first enters the FIFO in the MAC, and then is forwarded to the buffer in the RAM by the DMA. The MAC will filter and check the Ethernet frame. The filtering includes perfect address filtering and HASH filtering. The check is generally the frame length, IP/ICMP/TCP/UDP check and CRC check, and frames that fail to pass the filter or check. Will be marked by the descriptor or discarded, and packets that exceed the length may be cut off.

When the IEEE 1588 (PTP) function is enabled, when receiving a frame, the MAC will save the current timestamp in the descriptor, but at the same time it will overwrite part of the information. Full descriptor.

#### 27.1.5.4 Frame filtering

Use the MAC frame filter to perform perfect filtering or HASH filtering on the destination MAC address and source MAC address of the received frame, and can set the frame that does not pass the filtering to be discarded, received, or marked in the receive descriptor. Please read the description of the MAC frame filter register (R32\_ETH\_MACFFR) for this function. The MAC has 4 built-in MAC address registers, of which MAC address register 0 is used by default to store its own MAC address, and the remaining 3 MAC address registers can be used for perfect filtering, compared with the source address or destination address of the received frame. After setting R32\_ETH\_MACFFR:RA, all received frames will be received, but the corresponding status will be marked in the status field of the first word of the descriptor after that, if R32\_ETH\_MACFFR:PM is set, there will be Similar effect, but the state is not flagged. After setting R32\_ETH\_MACFFR: DAIF/SAIF, the result will be reversed. Those that pass the filtering will be discarded or marked, and those that do not pass the filtering will be transferred to the buffer in RAM.

### 27.1.5.4.1 Unicast filtering

The MAC uses the HPF bit and the HU bit to determine whether the unicast frame is HASH filtering or perfect address filtering.

# 27.1.5.4.2 Multicast filtering

The MAC uses the HPF bit and the HM bit to determine whether the unicast frame is HASH filtered or perfect address filtering. When the PAM bit is set, all multicast packets can pass through the filter.

## 27.1.5.4.3 Broadcast filtering

By setting the BFD bit, the MAC can block all broadcast packets.

## 27.1.5.4.4 Source address filtering selection

The MAC address register can be enabled by setting the AE bit in the MAC address register, while setting the SA bit determines whether the MAC address register is to be compared as a source or target address sample.

## 27.1.5.4.5 Summary

The filter settings for target address and source address are shown in Table 27-8 and Table 27-9 respectively.

Table 27-8 Acceptance of the setting of each bit of R32\_ETH\_MACFFR to the target MAC address of the

Frame	М	PF	U	DAIF	М	PAM	Effect			
type										
Broadcast	1	-	-	-	-	-	Pass			
frame	0	-	-	-	-	-	Fail (BFD set)			
	1	-	-	-	-	-	All frames pass			
	0	-	0	0	-	-	Pass when perfect filter matches			
	0	-	0	1	-	-	Fail when perfect filter matches			
Unicast	0	0	1	0	-	-	Pass when HSAH filter matches			
frame	0	0	1	1	-	-	Fail when HSAH filter matches			
	0	1	1	0	-	-	Pass when perfect filter or HSAH			
							filter matches			
	0	1	1	1	-	-	Fail when perfect filter or HSAH filter			
							matches			
	1	-	-	-	-	-	Pass			
	-	-	-	-	-	1	Pass			
	0	-	-	0	0	0	Pass when perfect filter matches			
	0	0	-	0	1	0	Pass when HSAH filter matches			
Multicast	0	1	-	0	1	0	Pass when perfect filter or HSAH			
frame							filter matches			
	0	-	-	1	0	0	Fail when perfect filter matches			
	0	0	-	1	1	0	Fail when HSAH filter matches			
	0	1	-	1	1	0	Fail when perfect filter or HSAH filter			
							matches			

received frame

Frame	RA	SAIF	SAF	Effect
Туре				
	1	-	-	All frames pass
	0	0	0	Mark this frame when a perfect filter matches, but don't drop frames
				that fail
Unicast	0	1	0	Mark this frame when the perfect filter doesn't match, but don't discard
frame				failed frames
	0	0	1	Pass when perfect filter matches, discard failed frames
	0	1	1	Fail when perfect filter matches, discard failed frames

Table 27-9 Acceptance of the setting of each bit of R32\_ETH\_MACFFR to the source MAC address of the received frame

Note: "-" indicates that the setting of this bit is of no concern.

#### 27.1.5.5 MMC

The function of the management counter (MMC) is mainly to count the receiving and sending status of various instruction frames and the running status of the MAC. It can generate settings and generate interrupts. In general, we can get the number of currently received good frames by receiving the "good" frame counter (MMCRGUFCR), get the number of successfully sent frames by sending the "good" frame counter (MMCTGUFCR), and get the number of frames successfully sent by receiving the CRC Check error frame counter (MMCRFCECR) to check whether there is a frame with CRC error received, in general, if the data is correct but the CRC is wrong, it can be considered that there is a problem with the RGMII line layout.

Users need to be clear about a concept: what kind of frame is a "good" frame. Under normal circumstances, as long as a frame starts to send, its frame length meets the requirements (automatic padding is turned on), and automatic CRC calculation is turned on, then it will be a "good" frame. And a frame is received, as long as its CRC is correct, the frame length is within the Ethernet frame length range, the frame length and the value of the length field are the same (if the length type field indicates the length), or there is no misalignment, then it will be Considered a "good" received frame.

#### 27.1.5.6 PMT

#### 27.1.5.6.1 Overview

The function of the PMT (power management) part is to wake up the microcontroller from a low-power mode via Ethernet. The Gigabit Ethernet controller supports 2 types of frames to wake up the system, magic frames and (remote) wake-up frames. When Ethernet receives these 2 kinds of frames, because the microcontroller is in low power mode, it does not necessarily generate a receive interrupt, even if it is legal, but if it is recognized by the MAC's magic frame and wake-up frame, it will generate PMT interrupt, PMT interrupt is a separate interrupt from the Ethernet interrupt. By querying the PMT control and status registers, you can find out which Ethernet frame generated the interrupt.

#### 27.1.5.6.2 Magic frame

The magic frame (magic package, also called magic data packet) defined by AMD is a commonly used Ethernet frame to wake up the microcontroller. It has a fixed and special frame format, that is, the target network card can receive it through frame filtering. It can be encapsulated into a broadcast frame, and there are 6 consecutive bytes of full height (OXFF) in the frame, followed by the MAC address of the target network card repeated 16 times. This combination can exist anywhere in the frame, so magic frames can be encapsulated into Mac frames or IP packets or even UDP packets. Below is the format of the magic frame.

#### 27.1.5.6.3 Wakeup frame

Due to the limitation of the format of the magic frame, the format of the (remote) wake-up frame can be defined by the user. As long as the Ethernet frame passes through the remote wake-up frame filter register (ETH\_MACRWUFFR) group, it is regarded as a wake-up frame. Users can define the wake-up frame that meets their needs by setting the remote wake-up frame filter register group. It should be noted that the remote wake-up frame filter register group has only single address entry, the user can write data to it through 8 consecutive write operations, and then read the data originally written into the remote wake-up frame filter register by reading data 8 consecutive times.

The structure of the remote wake-up frame filter register group is as follows:




Table 27-10 Structure of the remote wakeup frame filtering register bank

As can be seen from the above table, the 4 fields of byte mask register, command, and offset filter work together to determine whether a frame is a remote wake-up frame. In fact, 4 different frames that meet the requirements can be set. The highest bit of the 4-bit command field indicates what kind of frame it works on, 1 is valid only for multicast addresses, 0 is valid only for unicast addresses; the second and first bits of the command field are reserved, and the 0th bit is Enable bit, set high to enable this group of filters; the offset field indicates how many bytes are offset from the frame header to start calculating the CRC16 value, the minimum fill is 12, and the actual effective value adds one to the value of this field, if the offset field is 1, the value of CRC16 is calculated from the 13th byte from the beginning, that is, it starts from the first byte of the network layer. The 32-bit byte mask indicates the 31 bytes from the beginning of the offset field definition, which need to participate in the calculation of CRC16. The highest bit of the byte mask register must be 0, and a maximum of 31 bytes are involved in the calculation. The filter field stores the value of the CRC result that the user expects to calculate. The MAC will compare the CRC16 value calculated by itself with the value in this field. If

460

it is consistent, the current frame will be filtered by the remote wake-up frame. The filtering of the device is recognized as a (remote) wake-up frame by the MAC. If the wake-up frame interrupt and PMT interrupt are enabled, a PMT interrupt will also be generated.

In addition, according to the bit definition according to the PMT control status register, if the GU bit is set, then the unicast frame passing the frame filter is also regarded as a wake-up frame.

## 27.1.5.7 IEEE1588 PTP

#### 27.1.5.7.1 PTP principle and implementation

The IEEE1588 standard defines a set of precise protocols for acquiring time, and its goal is to achieve time synchronization within 10 microseconds of error. The original NTP protocol can already achieve time synchronization at the level of 200 microseconds, but in fact this level cannot meet the time synchronization requirements in the field of industrial automation, so the Network Precision Clock Synchronization Committee drafted the PTP protocol, which was approved by the IEEE Standards Committee at the end of 2002. Passed as IEEE1588 standard.

The implementation of the PTP protocol requires both the host and the slave to accurately record the time when the MAC receives and sends Ethernet frames, which requires both the host and the slave to have their own set of high-precision time counters. Then, the master and slave supporting PTP perform time synchronization through a set of procedures, and the slave can obtain the time difference between itself and the master and correct it. The following figure shows the process of master-slave time synchronization:




Figure 27-9 IEEE1588 PTP protocol synchronization message timing diagram

Step-by-step description:

- The master sends a syn message to the slave, and the slave receives this message and records the local time t2 when the syn message is received;
- The master sends a follow\_up message to the slave, including the master time t1 when the master sends the syn message;
- The slave sends a delay\_req message to the master, and the slave records the sending time t3;
- The master sends a delay\_resq message to the slave, including the reception time t4 of the delay\_req message;

In actual use, the host sends out a syn message every 2 seconds, and every other syn message can be regarded as the follow up message of the previous syn message, and they will all be accompanied by the sending time of the last syn message. Through this process, the slave can know the delay time Tdelay from the master network to the slave network, and then calculate the time offset between the master time and the slave time.

$$Tdelay = \frac{(t2-t1) + (t4-t3)}{2}$$

The time sent by either host minus the offset is the host's time.


The synchronization process of PTP is generally implemented through the UDP protocol, of course, the user can also implement a custom protocol. PTP is highly dependent on the latency stability of the intranet.

#### 27.1.5.7.2 Local time update and correction

In order to implement the PTP host, the device needs to have a high-precision time counter locally, at least to the nanosecond level. The PTP module of the microcontroller's Gigabit Ethernet counter has a 32-bit counter in seconds, and a 31-bit sub-second counter. When the sub-second counter overflows, it will cause the second counter to increment automatically, so the resolution of the local time. The rate can be done around 0.46 nanoseconds.

There are 2 ways to update the local time, namely coarse adjustment and fine adjustment. The update timing of the coarse adjustment mode is determined externally. When the time update is required, the time update bit (PTPTSCR:TSSTU) of the time stamp control register is set, and the PTP module of the microcontroller will set the second counter and sub-second counter. Subtract or add the value of the timestamp update registers (TSHUR, TSLUR). Coarse adjustment is a simpler and more convenient time update mechanism, but less precise.

The fine-tuned time update method is more commonly used. The update process is as follows:





The way to use the fine-tuning mode requires a clear understanding of the system frequency and the fine-tuning process. Different from the coarse adjustment mode, the timing of the update event in the fine adjustment mode is the overflow of the accumulator (32 bits, not listed in the register list. The Accumulator register in the figure) overflows, and the accumulator will automatically increment the number register in each system clock cycle. The value of (PTPTSAR, Addend register in the figure) will generate a time update event once it overflows, that is, the value of the sub-second auto-increment register (PTPSSIR, Constant Value in the figure) will be

added to the sub-second counter (Subsecond register), complete time update. The seconds counter is incremented when the subsecond counter overflows. In fact, the time for the sub-second counter to increment by one bit is  $1/(2^31)=0.46566128730...$  nanoseconds. The user needs to ensure that the time spent on the accumulator overflow is exactly equal to the value of the sub-second auto-increment register multiplied by the sub-second the time for the counter to increment by one bit.

The correction of local time is relatively simple. Set the time correction bit (PTPTSCR:TSSTI) of the time stamp control register, and the value of the second counter and sub-second counter will be replaced by the value of the time stamp update counter (TSHUR, TSLUR).

## 27.1.6 DMA operation

#### 27.1.6.1 Overview

In an Ethernet transceiver, data enters the FIFO from the MII interface and is then transferred into RAM by DMA. Even for the largest ordinary Ethernet frame, the data part reaches the maximum 1500 bytes, and it only takes about tens of microseconds to receive and transmit. Even if the receiving detection of the MAC, the DMA transfer time and the frame interval time are counted, a frame needs to be processed by the CPU in 100us. The advantages of Ethernet transceivers are fast speed and large throughput. In order to maintain this advantage, it is necessary to minimize the intervention of the CPU in the process of receiving and sending Ethernet frames. Here, a dedicated DMA for Ethernet transceivers is used.

The DMA used by Ethernet is 32-bit, and it is managed by the CPU through 2 data structures: traditional control and status registers, and receive and transmit descriptors. Since the DMA is 32 bits wide, the base address of the transceiver descriptor queue in RAM is required to be aligned with 4 bytes. There is no alignment requirement for the receive/transmit buffer.

#### 27.1.6.2 DMA descriptor


Users use traditional peripherals mainly by writing the control bits of the register, and by reading the status register to obtain the status and return information of the peripheral. These registers are independent of the core, space outside of SRAM and non-volatile memory, and actually exist, and can be called "hardware registers". Traditional communication peripherals, such as UART or SPI, have a data register to temporarily store the data sent and received, and a set of DMA to store all received data in a specific address space.


The Ethernet transceiver is different from the traditional communication transceiver because of its extremely high data transmission speed, great data throughput and unique data frame organization. The Ethernet transceiver receives a large amount of data as densely as possible. It must store the received data stream in a separate memory space in units of frames, and complete the receiving and sending operations by itself, so that the CPU can read it with a minimum of operations. And dispose of these data, release the corresponding memory space, and ensure that the DMA controller and the CPU will not conflict with the memory usage rights. The single size of the buffer that is opened up to temporarily store the Ethernet frame in the memory is generally set to the maximum packet length of the Ethernet frame. IEEE802.3 stipulates that it is 1518 bytes (including the source-end hardware address, length or type field and CRC32 calibration). The number of buffers for sending and receiving Ethernet frames is determined by the user according to the frequency of actual interaction and the memory resources of the microcontroller.

The buffer of the Ethernet frame is organized in the form of a queue. In the receiving direction, the Ethernet frame is written into the memory by DMA through the MAC, and is read and dequeued by the CPU; in the sending direction, the Ethernet frame is written by the CPU. Into the memory and into the queue, read by DMA and pushed into the transmit FIFO and out of the queue. The depth of the queue is the number of buffers.

Different from ordinary communication peripherals, the starting address and number of the buffer of the Ethernet frame are not fixed in a certain register, but are managed by a special type of data structure, which is stored in the memory, and a single This type of data structure unit manages a buffer, which holds the start address, length of the buffer, the settings that the DMA controller needs to make when calling this buffer, the send status of the write-back when the DMA send is completed, and the next such data structure the address of. This data structure plays the role of the traditional communication peripheral control register and status register, but the actual location is in the memory, so it can be called "software register", and the official name is "DMA descriptor".


DMA descriptors are divided into 2 types: sending and receiving, and each format is fixed. The storage structure of DMA descriptors is divided into 2 types, one is linked list form, that is, the fourth word of each descriptor is the address of the next descriptor, and the DMA controller will directly read the next descriptor from TDes3/RDes3. The other is a ring structure, all descriptors must be closely arranged, DMA control takes a descriptor from the end of the current descriptor, when the DMA controller detects that the TER/RER bit of TDes4/RDes4 is set, that is Take the next descriptor from the beginning of the descriptor list. The address of the descriptor array must be 4-byte aligned, and the size of a single descriptor is 16 bytes.





#### 27.1.6.2.1 Transmit DMA descriptor

Figure 27-11 shows the structure of the transmit descriptor.



0

TDes0	OWM	CTRL	TTSE	Reserved	Control		Reserved		TTSS	State
	(31)	(30:26	) (25)		(23:20)		(19	:18)	(17)	(16:0)
TDes1	Reserved Buffer 2-byte count (28:16)				Res	erved Bu		ffer 1 byte count		
	(31:2	9)	(15:13) (1					(12:0	(12:0)	
TDes2	Buffer 1 address, timestamp low									
TDes3	Buffer 2 address, address of next descriptor, timestamp high									

31

It can be seen from the above table that the send descriptor is composed of 4 32-bit words, namely TDes0, TDes1, TDes2 and TDes3, of which TDes9 is used for control and return transmission status, TDes1 is used to indicate the transmission length, and TDes2 is used to indicate the transmission buffer. The position of the zone or the low bit of the return transmit timestamp, TDes3 is used to indicate the address for the second transmit buffer (when TCH is not set) or the address of the next descriptor (when TCH is set), timestamp is enabled When it is sent, the high bit of the IEEE1588 timestamp will be returned. Each 32-bit word is described below.

					14010	2/12	Denni		50 0105				
31	30	29	28	27	26	25	24	23:22	21	19	19:18	17	16
OWN	IC	LS	FS	DC	DP	TTE	Res	CIC	TER	TCH	Res	TSS	IHE

Table 27-12 Definitions of TDes0 bits	

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ES	JT	FF	IPE	LCA	NC	LCO	EC	VF		С	С		ED	UF	DB

Bit	Name	Description
31	OWN	Descriptor own This bit indicates who occupies this descriptor. 0: This descriptor is owned by the CPU, and the CPU can modify the value of this descriptor; 1: This descriptor is owned by the DMA, and the CPU cannot modify this descriptor. When this bit is 0, it is set to 1 by the CPU after the CPU completes the operation on the descriptor and buffer. When this bit is 1, 0 is automatically written by the DMA after the DMA completes the operation on the descriptor and the buffer. In this way, the user software and hardware complete the operation handover of the descriptor and the receive/transmit buffer.
30	IC	Transmission completed interrupt enable When this bit is set, the transmission interrupt bit flag (ETH_DMASR: TS) will be set after the current frame is sent.
29	LS	Last segment This bit is set to indicate that the buffer indicated by this descriptor contains the end of the frame.
28	FS	First segment This bit is set to indicate that the buffer indicated by this descriptor contains the beginning of the frame.
27	DC	Disable automatic CRC calculation When this bit is set, the DMA controller will not calculate the CRC32 value of the Ethernet frame, and no value will be appended to the end of the frame. This bit is only valid when the FS bit is set. Also, the setting of the DP bit takes precedence over this bit.
26	DP	Disable auto-padding When this bit is set, the DMA controller will not add

		auto nodding for Ethomat frames loss than 64 hortes Willow
		auto-padding for Ethernet frames less than 64 bytes. When this bit is 0, DMA will automatically add padding and CRC value to Ethernet frames less than 64 bytes, regardless of whether DC is set.
		Timestamp transmission enable
25	TTE	On the premise that ETH_PTPTSCR:TSE is set, the DMA controller will enable the IEEE1588 timestamp function in the Ethernet frame indicated by the face descriptor after this bit is set. This bit is only valid when FS is set.
24	Reserved	Reserved
23: 22	CIC	Checksum and insert control 00: Prohibit insertion of checksum; 01: Only enable the calculation and insertion of IP header checksum; 10: Reserved; 11: Enable calculation and insertion of IP header checksum and payload checksum, enable calculation of pseudo-header checksum.
		Transmit descriptor end flag setting
21	TER	Users set this bit to indicate to the DMA controller that the current transmit descriptor is the last descriptor of the transmit descriptor array. The next time the DMA controller reads the first descriptor in the transmit descriptor array.
20	ТСН	Next descriptor addresses valid This bit is set to indicate that the second address is the address of the next descriptor and not the address of the next buffer. When this bit is set, the value of TBS2 has no effect. This bit is only valid when the FS bit is set. The TER bit has higher priority than this bit.
19: 18	Reserved	Reserved
17	TSS	Transmit timestamp capture status DMA controller sets this bit to indicate that the transmit timestamp is captured and stored in TDes2 and TDes3.
16	IHE	IP header error DMA controller checks the IP header according to the received data: for IPv4, the DMA controller checks whether the length field of the car header is correct; for IPv6, the DMA controller checks whether the header is 40 bytes. In addition, the IP protocol type must be the same as the type/length field in the Ethernet frame.
15	ES	Error summary Set by the DMA controller if an error occurs while sending a frame. The ES bit is set when one of the following bits is set: UF[TDES0:1] data underflow error bits, IPE[TDES0:12] IP data error bits, FF[TDES0:13] frame empty bits,

		JT[TDES0:14] Long-winded timeout bits,
		IHE[TDES0:16] IP header error bits.
		Long-winded timeout
14	JT	When this bit is set, a long-winded timeout error occurs at the
		MAC transmitter. This bit is only set when the JD bit (ETH_MACCR:22) is not set.
		Frame empty
13	FF	This bit is set to indicate that the DMA controller clears the
		frame from FIFO due to the command issued by the CPU.
		IP header error
12	IDE	The MAC compares the total packet length in the IPv4 or
12	IPE	IPv6 header of the received TCP/UDP/ICMP packet with the
		actual packet length, and set this bit if they are inconsistent.
		Lose carrier
	Lat	This bit is set to indicate that a carrier loss occurs when the
11	LCA	frame is sent, that is, the CSR signal is invalid. This bit only
		works in half-duplex mode.
		No carrier
		This bit indicates that the carrier sense signal of the physical
10	NC	layer is invalid when the frame is sent. This bit only works in
		half-duplex mode.
		Late collision
9	LCO	This bit indicates that the frame collided after sending the
		preamble. This bit only works in half-duplex mode.
		Too many collisions
		This bit indicates that a collision of more than 16 bits occurs
8	EC	when the frame is sent. If the RD bit in MACCR is set, this
_		bit indicates that only one collision is sent. This bit only
		works in half-duplex mode.
7	VF	VLAN bit. Set when sending VLAN frames.
		Collision counter
		These bits indicate how many collisions the frame had when
6:3	CC	it was sent. No effect when EC is set. These bits only works
		in half-duplex mode.
		Too much delay
		This bit is set to indicate that when the DC in MACCR is set,
2	EC	the transmission of the frame fails due to the delay of more
		than 24288 bits. This bit only works in half-duplex mode.
		UF data underflow error
		When the DMA controller fetches data from the specified
1	UF	RAM and finds that the buffer is empty, the transmission
		enters the suspended state, and sets this bit and the relevant
		bit of the DMASR register.
		Delay indicator
0	DB	This bit is set to indicate that the transmission fails due to
U U		carrier occupancy. This bit only works in half-duplex mode.
		carrier occupancy. This on only works in nan-uuplex mode.

					14010	2/15	Denni	ciono (		01 0100					
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
F	Reserve	d							TBS2						

Table 27-13 Definitions of	of TDes1 bits
----------------------------	---------------

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
F	Reserve	ed							TBS1						

Bit	Name	Description
31:29	Reserved	Reserved
28:16	TBS2	Size of the transmit buffer 2.
15:13	Reserved	Reserved
12:0	TBS1	Size of the transmit buffer 1.

Table 27-14 Definitions of TDes2 bits

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	TBAD1/TTSL														

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	TBAD1/TTSL														

Bit	Name	Description
31:0	TBAD1/TTSL	All 32 bits of TDes2 are used as a whole unit to store the address of the transmit buffer 1. When IEEE1588 mode is enabled, TDes2 is used to store the timestamp returned by the MAC at the end of transmission, and the MAC clears the OWN bit (TDes0: 31). This field stores the lower 32 bits of the timestamp.

## Table 27-15 Definitions of TDes3 bits

31	30	29	28	27	26	25	24	23	22	21	20	19	20	17	16
						Т	DAD2	2/TTS	Η						


15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						Т	DAD2	2/TTSI	Η						

Bit	Name	Description
31:0	TDAD2/TTSH	This field is used to store the address of the next descriptor. When TCH is not set, this field stores the address of the transmit buffer 2. When IEEE1588 mode is enabled, TDes32 is used to store the timestamp returned by the MAC at the

468

	end of transmission, and the MAC clears the OWN bit
	(TDes0: 31). This field stores the upper 32 bits of the
	timestamp.

#### 27.1.6.2.2 Receive DMA descriptor



It can be seen from the above figure that the receiving descriptor is also composed of 4 32-bit words, of which the first 32-bit word mainly returns the state when receiving, the second 32-bit word contains the received data length, and the third The 32-bit word defines the address of the receive buffer or the low order of the return timestamp, the fourth 32-bit word is the address of the second buffer (RCH is not set), the address of the next buffer (RCH is set) or Returns the high order bit of the timestamp.

The meanings of bits of the receive descriptor are as follows:

Table 27-17 Definitions of RDes0

31	30	29: 16
OWN	AFM	FL

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ES	DE	SAF	LE	OE	VLAN	FS	LS	IPHCE	LCO	РТ	RWT	RE	DE	CE	PCE

Bit	Name	Description
31	OWN	Descriptor own This bit indicates who occupies this descriptor. 0: This descriptor is owned by the CPU, and the CPU can modify the value of this descriptor; 1: This descriptor is owned by the DMA, and the CPU cannot modify this descriptor. When this bit is 0, it is set to 1 by the CPU after the CPU completes the operations on the descriptor and buffer. When this bit is 1, 0 is automatically written by the DMA after the DMA completes the operations on the descriptor and buffer. In this way, the operation handover of the descriptor and the receive/transmit buffer between the user software and the hardware is completed.

		Target address fail flag
30	AFM	This flag is set if the received frame does not pass the MAC's
		target address filter.
		Frame length
		This field is valid when ES (RDS0:14) is 0. When LS
	FL	(RDS:8) is 1, this field indicates the length of the frame
29:16		received by the DMA controller, including the CRC. When
		LS is 0, this field indicates the cumulative length sent to the
		memory by the DMA controller so far, the unit is in bytes.
		Error summary
		Set when the MAC detects any of the following errors:
		CE[RDES:1]:CRC error;
		RE[RDES:3]: Receive error;
15	ES	RWT[RDES:4]: Watchdog timeout;
		IPHCE[RDES:7]: Jumbo frame (note that it is necessary to
		distinguish whether it is a jumbo frame or an IP header error
		when reporting IPHCE);
		OE[RDES:11]: Overflow error;
		DE[RDES:14]: Descriptor error.
		Descriptor error
		This bit is set to indicate that the buffer indicated by the
14	DE	descriptor is cut off as the buffer indicated by the descriptor
		cannot fit the current frame, and the DMA does not occupy
		the next descriptor. This bit is only valid when the LS bit is
		set (RDES0[8]).
		Source address filter fail
13	SAF	This bit is set to indicate that the frame does not pass the
		source address filter of the MAC.
		Length error
12	LE	Set to indicate that the actual received frame length does not
		match the length indicated in the Ethernet Type/Length field.
		This bit is only valid when FT (RDES0[5]) is set.
		Overrun error
11	OE	Set to indicate that the received frame is corrupted due to an
		overflow of the receive FIFO.
10	VLAN	VLAN
10	1 1.// 11 1	Set to indicate that a VLAN frame is received.
		First descriptor
9	FS	This bit indicates that this descriptor contains the beginning
		of the frame.
8	LS	Last descriptor
0		It indicates that this descriptor contains the end of the frame.
		IP header checksum error
7	IDUCE	This bit is set to indicate that there is an error in the IPv4 or
7	IPHCE	IPv6 header. The specific reasons may be:
		1. The protocol indicated by the Ethernet frame type/length
-	•	· · · · · · · · · · · · · · · · · · ·

		field is inconsistent with the actual IP version;
		2. The IP header checksum is incorrect;
		<ol> <li>The IP header checksum is incorrect,</li> <li>The length indicated by the IP header is incorrect.</li> </ol>
r.		Late collision
6	LCO	Set to indicate that a late collision occurs. This bit only works
		in half-duplex mode.
		Frame type
		When this bit is 1, the received frame length/type field value
5	FT	is greater than 0x0600, indicating the upper layer protocol.
5		When this bit is 1, the received frame length/type field value
		is less than 0x0600, indicating the length. This bit is invalid
		when the length/type field is less than 14 bytes.
		Receive watchdog timeout
4	RWT	Set to indicate that when the current frame is received, the
		watchdog times out and the current frame is truncated.
		Receive error
3	RE	Set to indicate that the RX ERR signal is valid when
		RX_DV is valid in the process of receiving a frame.
		Dribble bit error
		Set to indicate that the length of the frame received by the
2	DE	MAC is not multiples of the 8-bit frame, and the period may
		be missed.
		CRC error
		This bit is set to indicate that the received frame has a CRC
1	CE	check error. This bit is valid only when the LS bit
		(RDES0[8]) is set.
		Payload checksum error
0	PCE	This bit is set to indicate that the TCP/UDP/ICMP packet
		received by the MAC does not match the value indicated in
		the checksum field.

It can be seen that the verification mechanism is implemented in the receiving process of the MAC. In fact, the data length of this layer is explained at the Ethernet frame layer (data link layer), network layer (IPv4/IPv6) and transport layer (TCP/UDP/SCTP), and some check measures are taken to ensure the correctness of the data content. The 0<sup>th</sup>, 5<sup>th</sup> and 7<sup>th</sup> bits of RDES0 are related to the checksum of the data, which is summarized in the following table.

Table 27-18 Relationship between the value of RDES:7/5/0 and the status of the received frame

	1010000	1	
RDES0;7	RDES0;5	RDES0;0	
IPHCE	FT	PCE	Frame status
1	1	1	For IP frames, there are parity errors at the IP layer and the transport layer.
1	1	0	For IP frames, there is a check error at the IP layer.
1	0	1	For IP frames, there is a check error at the transport layer.
1	0	0	For IP frames, no checksum errors were detected.
0	1	1	Non-IP frame, no inspection detection performed.

0	1	0	Reserved
0	0	1	For IP frames, unsupported transport layer protocols, no IP layer checksum errors were detected.
0	0	0	Frames whose length/type fields are less than 0x0600.

#### Table 27-19 Definitions of RDes1 bits

31	30	29	28	27	25	1/1	14	22	21	20	19	18	17	16
DIC	Rese	erved						RBS2						

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RER	RCH	Res							RBS1						

Bit	Name	Description
31	DIC	Turn off the reception completion interrupt setting bit.
30:29	Reserved	Unused.
28:16	RBS2	Receive buffer 2 size.
15	RER	End receive descriptor flag. It indicates that the current descriptor is the last descriptor. The DMA controller will go back to the Descriptor Pair Column Base Address Register (ETH_DMARDLAR) to fetch the next descriptor.
14	RCH	Next receive descriptor address valid bit. This bit is set to indicate that in the last 32-bit word is the address of the next receive descriptor, otherwise the address of the second buffer.
13	Reserved	Unused.
12:0	RBS1	Receive buffer 1 size.

## Table 27-20 Definitions of RDes2 bits

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
						F	RBAD	1/RTS	L						

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	RBAD1/RTSL														

Bit	Name	Description
31:0	RBAD/RTSL	All 32 bits of RDes2 are used as a whole unit to store the address of the receive buffer. When IEEE1588 mode is enabled, RDes2 is also used to store the timestamp returned by the MAC at the end of reception, and the MAC will clear the OWN bit (RDes0:31).

#### Table 27-21 RDes3 definition

Г																
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
L																

						R	DAD2	2/RTS	H						
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			-		-	R	DAD	2/RTS	H						

Bit	Name	Description
31:0	RDAD/RTSH	Used to store the address of the next buffer when RCR is set, otherwise used to store the address of the second buffer. When IEEE1588 mode is enabled, RDes3 is used to store the timestamp returned by the MAC at the end pf reception, and the MAC will clear the OWN bit (RDes0:31). This field stores the upper 32 bits of the timestamp.

#### 27.1.6.3 Data cache alignment

Since both the transceiver buffer and the transceiver descriptor are called by the DMA controller and exist in the RAM space, and the DMA is 32-bit, it is necessary to ensure that their start addresses are aligned in 4 bytes when setting the transceiver descriptor queue, but setting the buffer does not require this forcibly.

In order to improve efficiency, it is most appropriate that an Ethernet frame is received by a buffer. For example, setting the buffer to 1518 bytes can accommodate the largest Ethernet ordinary frame, including source-end address field, length type field, Data padding field and CRC check field. It should be noted that the maximum frame length of the tagged VLAN frame is 4 bytes longer than the general Ethernet frame, that is, 1522 bytes. If the user wants to achieve 4-byte alignment, a buffer can be 1524 bytes.

#### 27.1.6.4 DMA transceiver configuration

The data received and sent is automatically dumped and pushed by the DMA, but if a fatal error is encountered, the DMA will stop and update the DMA status register. The user needs to manually start the DMA after initializing the DMA to continue running.

#### 27.1.6.4.1 Transmit DMA configuration


The steps for the DMA controller to establish the operating mechanism are as follows:


- Set up the transmit buffer queue and fill the transmit buffer with the content to be sent. Set up the transmit descriptor queue, fill in the fields of the transmit descriptor, set OWN, and deliver the management right of the transmit descriptor to the DMA controller; register the initial address of the descriptor in the DMATDLAR register;
- 2) Set the ST bit (DMAOMR: 13) to enable DMA;
- 3) In Run mode, the DMA descriptor will automatically read the content of the transmit descriptor, and push the data to the transmit FIFO according to the address and length indicated by it. After the end, the DMA will read the next transmit descriptor for the next transmission according to the chain structure. When the DMA controller detects that the OWM bit is not set, resulting in no access to the transmit descriptor or other normal errors, it will terminate the transfer and set the TBUS bit (DMASR: 2) or other bits (other than errors caused by OWN being 0) and the NIS bit (DMASR:16) is set.
- 4) A single frame is not allowed to span multiple descriptors; a frame must be clearly associated with a descriptor and a buffer.
- 5) If the MAC turns on the IEEE1588 PTP mode, after the DMA controller pushes the data to the FIFO, the

MAC will write the transmit timestamp to TDes2 and TDes3, and reset the OWN bit.

6) After sending a frame, if the transmit descriptor enables the transmit completion interrupt (set TDes1:31), the DMA controller will set the transmit completion interrupt flag (DMASR:0), and then continue to fetch the next transmit descriptor.

The following figure shows the default process of transmission.





#### 27.1.6.4.2 Receive DMA configuration

The steps to establish a DMA receive flow mechanism are as follows:


- Set the transmit buffer queue and descriptor queue, and set up the bits of each field of the receive descriptor; register the initial address of the descriptor in the DMARDLAR register; set the OWN bit to give the descriptor use permission to the DMA controller;
- 2) Set the SR bit to start the receiving process;
- 3) When the receiving flow mechanism is running, the DMA controller obtains the next descriptor, checks the receiving descriptor configuration, and when the FIFO receives the next frame, performs multiple checks such as filtering and identifying the frame content, and forwards the frame data to describe In the buffer specified by the symbol, write the descriptor status field and obtain the next receiving descriptor, and report the receiving completion interrupt. If the frame does not pass the filtering, it will be marked or discarded. If the frame has a checksum error, CRC error or the frame is too short, it will be marked. If the frame is too long, it may be cut off or receive a watchdog timeout error. The DMA controller will stop the receiving process when it encounters a fatal error such as the unavailability of the receive descriptor, and the user needs to pay special attention;
- 4) The user needs to enable at least one receive completion interrupt, and restore the used receive descriptor

to the standby state in the Ethernet interrupt function to ensure that the receive process can run uninterrupted. The user can pass the address of the data buffer to be processed in the interrupt function, or handle some abnormal events that interrupt the receiving process.

5) If the PTP timestamp is enabled, the DMA controller dumps the data and writes the descriptor status field, and also writes the current timestamp into the last 2 words of the descriptor. The user should read the timestamp in time and complete the buffer address and the next descriptor address originally written in the last 2 words.

The following figure shows the default flow mechanism of reception:

Figure 27-12 Process of reception




#### 27.1.7 Interrupt

The Ethernet transceiver has 2 interrupt vectors, one is the Ethernet wake-up event and the other is the normal transceiver event. When a wakeup frame or magic frame is detected, an Ethernet wakeup event is triggered. Common Ethernet transceiver interrupt events include DMA interrupt and ETH interrupt.

#### 27.1.7.1 DMA interrupt

DMA interrupts can be roughly divided into 2 groups, namely normal interrupts (NIS) and abnormal interrupts (AIS). Abnormal interrupts generally mean abnormal data transmission and reception, which requires special attention. When processing interrupts, users need to retrieve all interrupt flag bits and process all generated interrupt sources. The following figure is a schematic diagram of the interrupt of the Ethernet transceiver.

Figure 27-13 Interrupt schematic



The DMA interrupt is the most important interrupt in the Ethernet transceiver. Generally, user logic needs to rely on interrupts to receive frames, confirm that the frames are sent, or deal with the interrupted transceiver logic in time.

#### 27.1.7.2 ETH interrupt

The ETH interrupt mainly includes the time alarm trigger of PTP, the sending and receiving count to a certain set value of the MMC register, and the PMT. The usefulness of ETH is mainly functional, not very complex and important relative to DMA interrupts. Users can use PTP interrupt for alarm clock, MMC interrupt for speed measurement, or PMT interrupt for remote wake-up. In addition, ETH also supports interrupts when the state of the built-in physical layer connection changes.

#### 27.1.7.3 PMT interrupt

The reason why the PMT interrupt is raised separately and reiterated is that this interrupt has an independent interrupt vector and needs to be paid attention to when using it.

#### 27.1.8 Register description

<b>m</b> 1 1	~ ~ ~ ~	TD 1		•
Table	11-11	Hthernet	transceiver	realsters
raute	LI-LL	Luncinci	uanscerver	registers

Name	Offset Address	Description	Reset Value
R32_ETH_MACCR	0x40028000	MAC control register	0x00000000
R32_ETH_MACFFR	0x40028004	Frame filter register	0x0000000
R32_ETH_MACHTHR	0x40028008	Hash value list register high	0x0000000
R32_ETH_MACHTLR	0x4002800C	Hash value list register low	0x0000000
R32_ETH_MACMIIAR	0x40028010	MII address register	0x0000000
R32_ETH_MACMIIDR	0x40028014	MII data register	0x0000000
R32_ETH_MACFCR	0x40028018	MAC flow control register	0x0000000
R32_ETH_MACVLAN	0x4002801C	VLAN tag register	0x0000000
R32_ETH_MACRWUFFR	0x40028028	Wake-up frame filter register	0x00000000
R32_ETH_MACPMTCSR	0x4002802C	PMT control and status Register	0x0000000

MAC control register address mapping

R32_ETH_MACSR	0x40028038	MAC interrupt status register	0x00000000
R32_ETH_MACIMR	0x4002803C	MAC interrupt mask register	0x00000000
R32_ETH_MACA0HR	0x40028040	MAC address 0 register high	0x8000FFFF
R32_ETH_MACA0LR	0x40028044	MAC address 0 register low	0xFFFFFFFF
R32_ETH_MACA1HR	0x40028048	MAC address 1 register high	0x0000FFFF
R32_ETH_MACA1LR	0x4002804C	MAC address 1 register low	0xFFFFFFFF
R32_ETH_MACA2HR	0x40028050	MAC address 2 register high	0x0000FFFF
R32_ETH_MACA2LR	0x40028054	MAC address 2 register low	0xFFFFFFFF
R32_ETH_MACA3HR	0x40028058	MAC address 3 register high	0x0000FFFF
R32_ETH_MACA3LR	0x4002805C	MAC address 3 register low	0xFFFFFFFF

MMC control register address mapping, note: the addresses are not consecutive

Name	Address	Description	Reset Value
R32_ETH_MMCCR	0x40028100	MMC control register	0x00000000
R32_ETH_MMCRIR	0x40028104	MMC receive register	0x00000000
R32_ETH_MMCTIR	0x40028108	MMC transmit interrupt register	0x00000000
R32_ETH_MMCRIMR	0x4002810C	MMC receive interrupt mask register	0x00000000
R32_ETH_MMCTIMR	0x40028110	MMC transmit interrupt mask register	0x00000000
R32_ETH_MMCTGFSCCR	0x4002814C	MMC transmit good frame counter after single collision	0x00000000
R32_ETH_MMCTGFMSCCR	0x40028150	MMC transmit good frame counter after multiple collisions	0x00000000
R32_ETH_MMCTGFCR	0x40028168	MMC transmit good frame count register	0x00000000
R32_ETH_MMCRFCECR	0x40028194	MMC receive frame with CRC error count register	0x00000000
R32_ETH_MMCRFAECR	0x40028198	MMC receive frame with alignment error count register	0x00000000
R32_ETH_MMCRGUFCR	0x400281C4	MMC receive good unicast frame count register	0x0000000

# IEEE1588 (PTP) register address mapping

Name	Address	Description	Reset Value
R32_ETH_PTPTSCR	0x40028700	PTP timestamp control register	0x00000000
R32_ETH_PTPSSIR	0x40028704	PTP subsecond increment register	0x00000000
R32_ETH_PTPTSHR	0x40028708	PTP timestamp register high	0x00000000
R32_ETH_PTPTSLR	0x4002870C	PTP timestamp register low	0x00000000
R32_ETH_PTPTSHUR	0x40028710	PTP timestamp update register high	0x00000000
R32_ETH_PTPTSLUR	0x40028714	PTP timestamp update register low	0x00000000
R32_ETH_PTPTSAR	0x40028718	PTP timestamp adder register	0x00000000
R32_ETH_PTPTTHR	0x4002871C	PTP target register high	0x00000000
R32_ETH_PTPTTLR	0x40028720	PTP target register low	0x0000000

DMA register address mapping. Note: The addresses are not consecutiv	/e
--	----

Name	Address	Description	Reset Value
R32_ETH_DMABMR	0x40029000	DMA bus mode register	0x00002101
R32_ETH_DMATPDR	0x40029004	DMA transmit query register	0x00000000
R32_ETH_DMARPTR	0x40029008	DMA receive query register	0x00000000
R32_ETH_DMARDLAR	0x4002900C	DMA receive descriptor address register	0x00000000
R32_ETH_DMATDLAR	0x40029010	DMA transmit descriptor address register	0x00000000
R32_ETH_DMASR	0x40029014	DMA status register	0x00000000
R32_ETH_DMAOMR	0x40029018	DMA operation mode register	0x00000000
R32_ETH_DMAIER	0x4002901C	DMA interrupt enable register	0x00000000
R32_ETH_DMAMFBOCR	0x40029020	DMA lost frame register	0x00000000
R32_ETH_DMACHTDR	0x40029048	DMA current transmit descriptor register	0x00000000
R32_ETH_DMACHRDR	0x4002904C	DMA current receive descriptor register	0x00000000
R32_ETH_DMACHTBAR	0x40029050	DMA current transmit buffer register	0x00000000
R32_ETH_DMACHRBAR	0x40029054	DMA current receive buffer register	0x00000000

## Internal 10M physical layer register address

Name	Offset Address	Description	Reset Value
BMCR	0x00	Basic control register	0x2100
BMSR	0x01	Basic status register	0x1809
PHY_SR	0x10	Physical layer status register	0x0000
PHY_MDIX	0x1E	Auto-flip register	0x0000

Note: the offset address of the internal physical layer registers is used in the SMI interface

# 27.1.8.1 MAC control related registers

## 27.1.8.1.1 MAC control register (R32\_ETH\_MACCR)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	TCD			Ι	Reserve	d		WD	JD	PI	PR		IFG		CSD
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
]	FES	ROD	LM	DM	IPCO	RD	Res	APCS	В	L	DC	TE	RE	TCF	Res

Name	Name	Access	Description	Reset Value
[31:29]	TCD	RW	Transmit clock delay field, this field is used to delay the transmit clock. The MAC controller delays the output of the transmit clock selected by the CES bit (ETH_MACCR[1]). Delay time calculation formula:	000Ь

			Tdalay=TCD(ETH MACCR[31:29])*0.5ns;	
[28:24] F	Reserved	RO	Reserved	
			Watchdog set bit.	
			0: The MAC opens the watchdog, and can only accept	
		DUI	Ethernet frames with a maximum size of 2048 bytes,	
23 V	WD	RW	and the super-long part will be cut off;	0b
			1: MAC closes the door dog, and can receive Ethernet	
			frames with a maximum size of 16384 bytes;	
			Jabber set bit.	
			0: If the user tries to send an Ethernet frame with a	
			length of more than 2048 bytes, the MAC will close	
22 J	ID	RW	the transmitter;	0b
			1: The MAC closes the Jabber timer, and can send up	
			to 16384 bytes of Ethernet frames;	
			Built-in 10MPHY transmit drive bias current setting	
			bits.	
21 F	PI	RW	0: Rated drive;	0b
			1: Energy-saving sending;	
			Built-in 10MPHY on-chip 50 ohm resistor pull-up to	
			open the setting bit.	
20 F	PR	RW	0: The on-chip 50 ohm resistor is disconnected;	0b
			1: On-chip 50 ohm resistor connection;	
			Frame gap setting field, here sets the shortest time gap	
			between sending 2 frames.	
			000: 96-bit time;	
			001: 88-bit time;	
F10 1 51 T		DIII	010: 80-bit time;	0.0.01
[19:17] I	IFG	RW	011: 72-bit time;	000b
			100: 64-bit time;	
			101: 56-bit time;	
			110: 48-bit time;	
			111:40-bit time.	
16 F	Reserved	RO	Reserved	0b
			Ethernet speed setting field.	
			00: 10Mbit/s;	
[15:14] F	FES	RW	01: 100Mbit/s;	00b
			10: 1Gbit/s;	
			11: Reserved, not used.	
13 F	Reserved	RO	Reserved	0b
12 I		RW	Self-loop mode enable bit. Setting this bit enables	01-
12 1	LM	κw	self-loop mode.	0b
11 т	DM	DW	Duplex mode enable bit. Setting this bit enables full	01-
11 I	DM	RW	duplex mode.	0b
10 I		RW	IPv4 checksum check enable bit.	01-
. 10	IPCO	ĸw	0: Disable the checksum verification function of IPv4	0b

[9:8]	Reserved	RO	at the receiving end, and the corresponding PCE and PHCE flags are always 0. See the definition of each bit of the receive descriptor; 1: Enable IPv4 checksum verification, the MAC controller will check the TCP, UDP and ICMP headers. Unused. Padding & CRC auto-stripping enable bit.	
7	APCS	RW	0: MAC does not change the content of the frame; 1: When receiving an Ethernet frame with a length less than or equal to 1500 bytes, the MAC automatically removes the padding bytes and CRC fields of the frame; in an Ethernet frame greater than 1500 bytes, the MAC does not change.	0Ъ
[6:4]	Reserved	RO	Unused	
3	TE	RW	Send enable bit. 0: After the MAC finishes sending the current frame, it turns off the transmitter and does not send any more frames; 1: Enable the MAC transmitter.	0Ь
2	RE	RW	Receive enable bit. 0: After the MAC finishes receiving the current frame, it closes the receiver and no longer receives any frames; 1: Enable the MAC receiver.	0b
1	TCF	RW	<ul> <li>Transmit Clock Toggle Set Bit.</li> <li>0: The TXC selected by TCES is directly used as the GTX_CLK output by the chip;</li> <li>1: Use the inversion of TXC selected by TCES as the GTX_CLK output by the chip.</li> </ul>	0b
0	Res	R0	Unused.	0b

# 27.1.8.1.2 MAC frame filter register (R32\_ETH\_MACFFR)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RA							R	leserve	d						
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved					SAF	SAIF	РС	CF	BFD	PAM	DAIF	HM	HU	PM

Bit	Name	Access	Description	Reset Value
31	RA	$\mathbf{D}\mathbf{W}$	Receive all 0: MAC only forwards frames that have passed the	0b

			filter to the receive queue;		
			1: The MAC forwards all received frames to the		
			receive queue, regardless of whether they pass the		
			filter or not.		
[30:11]	Reserved	RO	Reserved		
[50.11]		KO .	HASH filter or perfect filter		
			0: On the premise that HM or HU is set, as long as it		
			meets the HASH filter, it can pass the address filter;		
10	HPF	RW	1: Determine which filtering method is used in	0b	
			unicast/multicast mode according to the value of HM		
			or HU.		
			Source address filter		
			0: MAC marks frames that do not pass the source		
9	SAF	RW	MAC address filtering;	0b	
,	~ 11	11.11	1: MAC will directly discard frames that do not pass	00	
			the source MAC address filtering;		
			Source address filter result is reversed.		
			0: If the source address of the received frame is		
			inconsistent with the source address enabled in the		
	SAIF	RW	MAC address register, it is considered to have failed		
8			the source address fighter;	0b	
0			1: If the source address of the received frame is		
			consistent with the source address enabled in the MAC		
			address register, it is considered to have failed the		
			source address filter;		
			Flow control frames pass through the control field.		
			00/01: The MAC does not forward any flow control		
			frames to the application;		
			10: MAC forwards all flow control frames to the		
[7:6]	PCF	RW	application, including flow control frames that fail the	0	
			address filter;		
			11: MAC only forwards flow control frames that pass		
			the address filter;		
			Broadcast frame reception control		
5	BFD	RW	0: Receive all broadcast frames;	0b	
			1: Discard all broadcast frames;		
			Pass all multicast frame control bits.		
Λ	DAM	ענת	0: Whether the multicast frame can pass filtering	01-	
4	raivi	KW	depends on the value of HM;	Ub	
			1: All multicast frames can be filtered by address;		
			Destination MAC address filter result inversion		
			control bit.		
2	DAIE	ענס	0: The filter result takes effect normally;	0b	
3	DAIF	ĸw	1: For multicast frames and unicast frames, whether		
			the result of the filter passing is reversed before it		
			takes effect;		
4	PAM DAIF	RW	<ul> <li>depends on the value of HM;</li> <li>1: All multicast frames can be filtered by address;</li> <li>Destination MAC address filter result inversion control bit.</li> <li>0: The filter result takes effect normally;</li> <li>1: For multicast frames and unicast frames, whether</li> </ul>	0ь 0ь	

			Multicast frame filter mode	
2	HM	RW	0: Perfect address filtering;	0b
			1: HSAH address filtering.	
			Unicast frame filter mode	
1	HU	RW	0: Perfect address filtering;	0b
			1: HSAH address filtering.	
			Promiscuous mode enable	
0	PM	RW	All frames pass the address filter without marking the	0b
			result of the filter.	

# 27.1.8.1.3 Hash list register (R32\_ETH\_MACHTHR, R32\_ETH\_MACHTLR)

Offset Address: 0x08

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	НТН														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	H	ГН	-	-	-	-	-	-	
0	Offset Address: 0x0C														
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	HTL														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	HTL														

Bit	Name	Access	Description	Reset Value
[31:0]	НТН	RW	Hash list high 32 bits	00000000h
[31:0]	HTL	RW	Hash list low 32 bits	00000000h

# 27.1.8.1.4 MII address register (R32\_ETH\_MACMIIAR)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-				-	-	Rese	erved	-		-	-	-	-	-
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		PA					MR			Res		CR		MW	MB

Bit	Name	Access	Description	Reset Value
[31:16]	Reserved	RO	Unused.	
[15:11]	PA	RW	Physical layer address field. The user writes the physical layer address to be operated into this field.	0
[10:6]	MR	RW	Physical layer register address field. The user writes	0

			the register address to be operated into this field.	
5	Reserved	RO	Unused.	
[4:2]	CR	RW	Clock range setting field. Users, please keep it as 000b, so that the MII frequency is divided by 42 of the main frequency.	
1	MW	RW	Read and write set bit 0: Read the physical layer; 1: Write to the physical layer;	0b
0	MB	W1	MII busy flag. This bit is set by the user, indicating that the hardware is instructed to start reading or writing. The physical address, register address and data field should remain unchanged during reading and writing. After the hardware clears this bit, the operation is complete.	0b

# 27.1.8.1.5 MII data register (R32\_ETH\_MACMIIDR)

Offset Address: 0x14

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Reserved														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	MD														

Bit	Name	Access	Description	Reset Value
[31:16]	Reserved	RO	Reserved	
[15:0]	MD	RW	MII operation data field. This field is used to store the data to be read from the physical layer through the MII interface, or to store the data written to the physical layer.	0


# 27.1.8.1.6 MAC flow control register (R32\_ETH\_MACFCR)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-	-	-	-	-		Р	Τ	-	-	-	-	-	-	-
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved						ZQP D	Res	PI	Л	UPF D	RFCE	TFCE	FCB	

Bit	Name	Access	Description	Reset Value
[31:16]	РТ	RW	Pause interval field. This field is used to control the	0

			value of the Pause time field, and the unit is the time it	
51.5.03	D 1	D.O.	takes for the current MII interface to send 64 bytes.	
[15:8]	Reserved	RO	Unused.	
			Turn off the zero value Pause function control bit.	
7	ZQPD	RW	When this bit is set, the generation of automatic	0b
			zero-value Pause control frames is turned off.	
6	Reserved	RO	Unused.	
			Automatically resend Pause frame threshold. The	
			value of this field should be less than the value of PT.	
			The retransmission time is equal to the time	
[5:4]	PLT	RW	represented by the PT minus the PLT.	0
[3.4]		IX.W	00: 4 time slots;	U
			01: 28 time slots;	
			10: 144 time slots;	
			11: 256 time slots;	
			Unicast Pause frame detection bit.	
	UPFD		0: The MAC only receives Pause frames with the	
3		RW	unique address defined by the protocol specification;	0b
			1: The MAC also detects whether the Pause frame is a	
			unicast address defined in the MAC address register 0;	
			Receive flow control enable bit.	
2	RFCE	RW	0: The MAC does not parse the Pause frame.	0b
2	KFUE	KW	1: The MAC parses the Pause frame and turns off the	00
			transmitter for a while.	
			Transmit flow control enable bit.	
			0: MAC closes sending flow control and does not send	
1	TFCE	RW	Pause frames;	0b
			1: MAC enables sending flow control and can send	
			Pause frames;	
			Flow control busy flag. This bit can be set to send a	
			Pause frame, which is cleared by hardware after the	
0	FCB	W1	transmission is completed. When operating on the	0b
			entire MACFCR register, it is necessary to ensure that	
			the FCB bit is 0.	

# 27.1.8.1.7 VLAN tag register (MACVLAN)



Bit	Name	Access	Description	Reset Value
[31:17]	Reserved	RO	Reserved	
16	VLANT		Tag compare control bits. 0: Compare all 16-bit data of the 15th and 16th bytes of the VLAN frame with the VLANTI field; 1: Only use the [11:0] bits of the 15th and 16th bytes of the VLAN frame and compare them with the corresponding bits of the VLANTI field;	0
[15:0]	VLANTI	WR	Label vs. sample domain. According to the IEEE 802.1 protocol, bits [15:13] of the VLAN frame are the user priority, [12] is the canonical format indicator, and bits [11:0] of the VLAN identifier field. If VLANTI is all 0, then the MAC will no longer care about the 15th and 16th bytes of the VLAN frame, and when the 13th and 14th bytes are 0x8100 (pay attention to the size end), it will be judged as a VLAN frame.	0

# 27.1.8.1.8 Wake-up frame filter register (R32\_MACRWUFFR)

Offset Address: 0x28

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							RWU	JFFR							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							RWU								

Bit	Name	Access	Description	Reset Value
[31: 0]	RWUFFR	RW	The wake-up frame filter register is actually 8 different registers, and 8 consecutive read operations can read out all registers, and 8 consecutive write operations can be written into all 8 registers. The description of each bit of these 8 registers is described in Section 14.5.6.3.	0

# 27.1.8.1.9 PMT control and status register (R32\_ETH\_MACPMTCSR)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
WFF RP					-	-	F	leserve	ed	-		_	-	-	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved					GU	Rese	rved	WFR	MPR	Rese	rved	WFE	MPE	PD

http://wch.cn

Bit	Name	Access	Description	Reset Value
31	WFFRP	W	Register reset control bits. Setting this bit clears all PMTCSR registers to zero. This bit is automatically cleared in single system cycle. Register reset control bits. Setting this bit clears all PMTCSR registers to zero. This bit is automatically cleared in single system cycle.	0b
[30:10]	Reserved	RO	Unused.	
9	GU	RW	Global unicast bit. Setting this bit causes the MAC to consider all unicast frames that pass the filter to be wake-up frames.	0b
[8:7]	Reserved	RO	Unused.	
6	WFR	RC	Wake-up frame received flag. This bit is set when a wake-up frame is received. Reads are automatically cleared.	0b
5	MPR	RC	Magic frame received flag. This bit is set when a magic frame is received. Reads are automatically cleared.	0b
[4:3]	Reserved	RO	Unused.	
2	WFE	RW	Wake-up frame enable bit. Setting this bit allows a PMT event to be generated when a wake-up frame is received.	0b
1	MPE	RW	Magic frame enable bit. Setting this bit allows a PMT event to be generated when a magic frame is received.	0b
0	PD	W	Power-down control bits. Setting this bit will put the MAC into power-down mode: all other frames are discarded until it receives a wake-up frame or magic frame, and the MAC is automatically cleared after wake-up. Before setting this bit, WFE or MPE needs to be set.	0b

# 27.1.8.1.10 MAC interrupt status register (R32\_ETH\_MACSR)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved					TSTS	Rese	erved	MMC TS	MMC RS	MMC S	PMT S	R	leserve	d

http://wch.cn

Bit	Name	Access	Description	Reset Value
[31:10]	Reserved	RO	Reserved	
			Timestamp trigger interrupt flag bit. When the time set	
9	TSTS	RC	by the PTP system clock is reached, this flag will be	
			set.	
[8:7]	Reserved	RO	Reserved	
			MMC transmit interrupt flag bit. This bit is set when	
			any interrupt is generated in the MMCTIR register in	
6	MMCTS	R	the MMC register bank. This bit is also cleared when	
			all the MMCTIR registers in the MMC register bank	
			are cleared.	
			MMC receive interrupt flag. This bit is set when any	
			interrupt is generated in the MMCRIR register in the	
5	MMCRS	R	MMC register bank. This bit is also cleared when the	
			MMCRIR registers in the MMC register bank are all	
			cleared.	
			MMC status flag bit. When MMCTS or MMCRS is	
4	MMCS	R	set, this bit is triggered; when MMCTS and MMCRS	
			are all cleared, this bit is cleared.	
			PMT status flag. In power-down mode, if the MAC	
3	PMTS	R	receives a magic frame or wake-up frame wakes up	
3	r 1 <b>vi i S</b>	K	the MAC, this bit will be set; after clearing the WFR	
			and MPR bits, this bit is cleared.	
[2:0]	Reserved	RO	Reserved	

# 27.1.8.1.11 MAC interrupt mask register (R32\_ETH\_MACIMR) Offset Address: 0x3C

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved					TSTI M		R	leserve	d		PMTI M	R	leserve	d

Bit	Name	Access	Description	Reset Value
[31:10]	Reserved	RO	Reserved	
9	TSTIM	RW	Timestamp interrupt mask bit. Setting this bit disables generation of timestamp interrupts.	0
[8:4]	Reserved	RO	Reserved	
3	PMTIM	RW	PMT interrupt mask bit. Setting this bit will mask the PMT interrupt.	0
[2:0]	Reserved	RO	Reserved	

U.	IISCI A	uuress.	0140												
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
МО							F	Reserve	d						
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	МАСА0Н														

# 27.1.8.1.12 MAC address register 0 high 32 bits (R32\_ETH\_MACA0HR)

Offset Address: 0x40

Bit	Name	Access	Description	Reset Value
31	МО	RO	Always 1.	1b
[30:16]	Reserved	RO	Reserved	
[15:0]	MACA0H	RW	High 16 bits of the MAC address, that is, 47:32 bits.	FFFFh

## 27.1.8.1.13 MAC address register 0 low 32 bits (R32\_ETH\_MACA0LR)

Offset Address: 0x44

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		-	-		-		MAC	CA0L	-	-	-	-			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							MAG	CAOL							

# Bit Name Access Description Reset Value [31:0] MACA0L RW Low 32 bits of the MAC address, namely 31:0 bits. In general, the address of the MAC address register 0 is the address of the MAC itself. FFFFF FFFh

## 27.1.8.1.14 MAC address register 1 high 32 bits (R32\_ETH\_MACA1HR)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
AE	SA			M	BC						Rese	erved			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-		-		MAC	CA1H	-	-	-	-	-	-	-

Bit	Name	Access	Description	Reset Value
31	AE		Address filter enable bit. 0: The address filter uses MAC address 1 for perfect filtering;	0b

			1: The address filter ignores MAC address 1;	
30	SA	RW	Address role selection bit. 0: MAC address 1 is used to compare with the destination address of the received frame; 1: MAC address 1 is used to compare with the source address of the received frame;	0b
[29:24]	МВС	RW	address of the received frame; Mask word control field. Each bit of the MBC is used to correspond to a certain byte of the masked MAC address 1, and is used to prohibit a certain byte of the MAC address 1 from participating in the comparison of the source address or the destination address of the received frame. R32_ETH_MACA1HR[29] is set to mask MACA1H[15:8]; R32_ETH_MACA1HR[28] is set to mask MACA1H[7:0]; R32_ETH_MACA1HR[27] is set to mask MACA1L[31:24]; R32_ETH_MACA1HR[26] is set to mask MACA1L[23:16]; R32_ETH_MACA1HR[25] is set to mask MACA1L[15:8]; R32_ETH_MACA1HR[24] is set to mask MACA1L[15:8]; R32_ETH_MACA1HR[24] is set to mask MACA1L[7:0];	000000 b
[23:16]	Reserved	RO	Reserved	
[15:0]	MACA1H	RW	High 16 bits of the MAC address, that is, 47:32 bits.	FFFFb

# 27.1.8.1.15 MAC address register 1 low 32 bits (R32\_ETH\_MACA1LR)

Offset Address: 0x4C

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	MACA1L														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							MAG	CAIL							

Bit	Name	Access	Description	Reset Value
[31:0]	MACA1L	RW	Low 32 bits of the MAC address, namely 31:0 bits.	FFFFF FFFh

## 27.1.8.1.16 MAC address register 2 high 32 bits (R32\_ETH\_MACA2HR)

CH32FV2x	V3x Reference Manu	ıal

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
AE	SA			M	BC			Reserved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Bit	Name	Access	Description							
31	AE	RW	Address filter enable bit. 0: The address filter uses MAC address 2 for perfect filtering; 1: The address filter ignores the MAC address 2;	0b						
30	SA	RW	Address role selection bit 0: MAC address 2 is used to compare with the destination address of the received frame; 1: MAC address 2 is used to compare with the source address of the received frame;	0b						
[29:24]	МВС	RW	Mask word control field. Each bit of the MBC is used to correspond to a certain byte of the masked MAC address 2, and is used to prohibit a certain byte of the MAC address 2 from participating in the comparison of the source address or the destination address of the received frame. R32_ETH_MACA2HR[29] is set to mask MACA2H[15:8]; R32_ETH_MACA2HR[28] is set to mask MACA2H[7:0]; R32_ETH_MACA2HR[27] is set to mask MACA2L[31:24]; R32_ETH_MACA2HR[26] is set to mask MACA2L[31:24]; R32_ETH_MACA2HR[25] is set to mask MACA2L[23:16]; R32_ETH_MACA2HR[25] is set to mask MACA2L[15:8]; R32_ETH_MACA2HR[24] is set to mask MACA2L[15:8];							
[23:16]	Reserved	RO	Reserved							
[15:0]	MACA2H RW High 16 bits of the MAC address, that is, 47:32 bits. F									

# 27.1.8.1.17 MAC address register 2 low 32 bits (R32\_ETH\_MACA2LR)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							MAC	CA2L							

CH32FV2x	V3x	Reference	Manual

_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
								MAG	CA2L							

Bit	Name	Access	Description	Value
21.0	MACAN	RW	I am 22 hits of the MAC address that is 21.0 hits	FFFFF
31:0	MACA2L	ĸw	Low 32 bits of the MAC address, that is, 31:0 bits.	FFFh

# 27.1.8.1.18 MAC address register 3 high 32 bits (R32\_ETH\_MACA3HR)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
AE	SA			М	BC			Reserved							
15	14	14 13 12 11 10 9 8							6	5	4	3	2	1	0
	-	-	-	-	-	-	MAC	CA2H	-	-	-	-	-	-	

Bit	Name	Access	s Description					
31	AE	RW	Address filter enable bit. 0: The address filter uses MAC address 3 for perfect filtering; 1: The address filter ignores the MAC address 3;	0b				
30	SA	RW	Address role selection bit. 0: MAC address 3 is used to compare with the destination address of the received frame; 1: MAC address 3 is used to compare with the source address of the received frame;	0b				
[29:24]	MBC	RW	Mask word control field. Each bit of the MBC is used to correspond to a certain byte of the masked MAC address 3, and is used to prohibit a certain byte of the MAC address 3 from participating in the comparison of the source address or the destination address of the received frame. R32_ETH_MACA3HR[29] is set to mask MACA3H[15:8]; R32_ETH_MACA3HR[28] is set to mask MACA3H[7:0]; R32_ETH_MACA3HR[27] is set to mask MACA2L[31:24]; R32_ETH_MACA3HR[26] is set to mask MACA2L[23:16]; R32_ETH_MACA3HR[25] is set to mask MACA3L[15:8]; R32_ETH_MACA3HR[24] is set to mask MACA3L[7:0];					

[23:16]	Reserved	RO	Reserved	
15:0	МАСА2Н	RW	High 16 bits of the MAC address, that is, 47:32 bits.	FFFFF
13:0	MACA2H	ΚW	High 10 bits of the MAC address, that is, 47.52 bits.	FFFh

# 27.1.8.1.19 MAC address register 3 low 32 bits (R32\_ETH\_MACA3LR)

Offset address: 0x5C

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-		-	-	-		MAG	CA3L	-	-	-	-	-	-	-
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							MAG	CA3L							

Bit		Name	Access	Description	Reset Value
[31:0	]	MACA3L	RW	Low 32 bits of the MAC address, that is, 31:0 bits.	FFFFF FFFh

#### 27.1.8.2 MMC related registers

# 27.1.8.2.1 MMC control register (R32\_ETH\_MMCCR)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Reserved														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved										MCF	ROR	CSR	CR	

Bit	Name	Access	Description	Reset Value
[31:4]	Reserved	RO	Reserved	
3	MCF	RW	Counter freeze control bit. Setting this bit will freeze all MMC counter values. Resetting this bit will restore the count of each counter. Setting ROR while frozen and then reading any counter will cause that counter to be cleared.	0b
2	ROR	RW	Reset control bit on read. Setting this bit will clear the value of the counter after reading either counter.	0b
1	CSR	RW	Counter roll stop bit. Setting this bit causes the counter to increment to its maximum value and stop without auto-zeroing.	
0	CR	W	Counter reset control bit. Setting this bit will reset all counters. This bit is automatically cleared after single system cycle.	

0	ffset ad	ldress:	0x0104	- -											
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
						Rese	erved							RGU FS	Res
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved RFCES Reserved											ed				

Bit	Name	Access	Name	Reset Value
[31:18]	Reserved	RO	Reserved	
17	RGUFS	RC	This bit is set when more than half of the good frames are received.	0b
[16:6]	Reserved	RO	Reserved	
5	RFCES	RC	This bit is set when more than half of the frames with CRC check error are received.	0b
4:0	Reserved	RO	Reserved	

## 27.1.8.2.3 MMC transmit interrupt register (R32\_ETH\_MMCTIR)

Offset address: 0x0108

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Reserved											F	Reserve	d	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							Rese	erved							

Bit	Name	Access	Description	Reset Value
[31:22]	Reserved	RO	Reserved	
21	TGFS	RC	This bit is set when more than half of the frames are sent.	0b
[20:0]	Reserved	RO	Reserved	

# 27.1.8.2.4 MMC receive interrupt mask register (R32\_ETH\_MMRIMR)

Offset address: 0x010C

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-	-	-	-	-	Rese	erved	-	-	-	-	_	-	FGU FM	Res
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved									FRCRM		I	Reserv	ed	

Bit	Name	Access	Description				
[31:18]	Reserved	RO	Reserved				
17	FGUFM		Receive a good frame half interrupt mask bit. Setting this bit will mask the interrupt generated when the received frame counter reaches half the value.				
[16:6]	Reserved	RO	Reserved				
5	FRCRM	RW	Receive CRC error frame half interrupt mask bit. Setting this bit will mask the interrupt that occurs when the frame counter value reaches half the value of the frame counter that receives a CRC error.	0b			
[4:0]	Reserved	RO	Reserved				

## 27.1.8.2.5 MMC transmit interrupt mask register (R32\_ETH\_MMCTIMR)

Offset address: 0x0110

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Reserved											F	Reserve	d	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							Rese	erved							

Bit	Name	Access	Description	Reset Value
[31:22]	Reserved	RO	Reserved	
21	TGFM		Transmit good frame half interrupt mask bit. Setting this bit will mask the interrupt generated when the sent frame counter reaches half the value.	0b
[20:0]	Reserved	RO	Reserved	

# 27.1.8.2.6 MMC good frame counter after single collision (R32\_ETH\_MMCTGFSCCR)

Offset address: 0x014C

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	TGFSCCR														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	TGFSCCR														

Bit	Name	Access	Description	Reset Value
[31:0]	TGFSCCR	R()	This field is used to count the counters of only one collision when a frame occurs in half-duplex mode.	0

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	TGFMSCCR														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	TGFMSCCR														

Bit	Name	Access	Description	Reset Value
[31:0]	TGFMSCCR		This field is used to count the counters that only encounter more than one collision when a frame occurs in half-duplex mode.	

## 27.1.8.2.8 MMC transmit good frame count register (R32\_ETH\_MMCTGFCR)

Offset address: 0x0168

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	TGFC														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	TGFC														

Bit	Name	Access	Description	Reset Value
[31:0]	TGFC	RO	The count of correct frames sent by the MAC.	0

## **27.1.8.2.9 MMC receive frame with CRC error count register (R32\_ETH\_MMCRFCECR)** Offset address: 0x0194

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	RFCECR														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	RFCECR														

Bi	ţ	Name	Access	Description	Reset Value
[31:	0]	RFCECR	RO	A counter of frames received by the MAC with CRC check errors.	0

## **27.1.8.2.10 MMC receive frame with alignment error count register (R32\_ETH\_MMCRFAECR)** Offset address: 0x0198

495

CH32FV2x	_V3x Reference Manual	

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	RFAECR														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	RFAECR														

Bit	Name	Access	Description	Reset Value
[31:0]	RFAECR	RO -	A counter of frames received by the MAC with alignment errors.	0

# 27.1.8.2.11 MMC receive good frame count register (R32\_ETH\_MMCRGUFCR)

Offset address: 0x01C4

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							RGU	FCR							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	RGU	FCR	-	-	-	-	-	-	-

Bit	Name	Access	Description	Reset Value
[31:0]	RGUFCR	RO	The number of normal frames received by the MAC.	0

# 27.1.8.3 IEEE 1588 (PTP) related registers

# 27.1.8.3.1 PTP timestamp control register (R32\_ETH\_PTPTSCR)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved									TSARU	TSITE	TSSTU	TSSTI	TSFCU	TSE

Bit	Name	Access Description		Reset Value
[31:6]	Reserved	RO	Reserved	
5	TSARU	RW	Addend register update control bit. When this bit is set, the value of the addend register will be added to the accumulator. This bit is used in fine tuning mode. This bit is automatically cleared after the accumulator is incremented. This bit can only be set when it is 0.	0b
4	TSITE	RW	Timestamp interrupt trigger enable bit. When this bit is set, an interrupt will be generated when the PTP	()b

			system time reaches the value set in the target time	
			register.	
			System time update control bit. When this bit is set,	
3	TOCTI	RW	the PTP system time will be added to the value in the	0b
3	TSSTU	ĸw	update register. This bit is automatically cleared after	00
			the update is complete.	
			Timestamp initialization control bit. When this bit is	
2	TSSTI	RW	set, the system time of the PTP will be replaced with	0b
2	15511	IX VV	the value in the update register. This bit is	00
			automatically cleared after the update is complete.	
			Update mode selection control bit.	
1	TSFCU	RW	0: Coarse mode;	0b
			1: Fine adjustment mode.	
			Additional timestamp enable bit.	
0	TSE	RW	0: No timestamp is added to the descriptor;	0b
0		IXW	1: Add a timestamp to the descriptor at the end of	00
			reception or transmission.	

# 27.1.8.3.2 PTP subsecond increment register (R32\_ETH\_PTPSSIR)

Offset address: 0x0704

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Reserved														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved										ST	SSI			

Bit	Name	Access	Description	Reset Value
[31:8]	Reserved	RO	Reserved	
[7:0]	STSSI	RW	Subsecond step value. In coarse mode, the PTP system time will automatically increase by this value every main frequency cycle. In the fine adjustment mode, when the accumulator overflows, the PTP system time will automatically increase by this value.	0

# 27.1.8.3.3 PTP timestamp register high (R32\_ETH\_PTPTSHR)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							S	ГS							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	S	ГS	-	-	-	-	-	-	-

Bit	Name	Access	Description	Reset Value
[31:0]	TSHR	RO	PTP system time value, real-time value, in seconds.	0

#### 27.1.8.3.4 PTP timestamp register low (R32\_ETH\_PTPTSLR)

Offset address: 0x070C

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
STPNS								STSS							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					-		ST	SS		-	-		-	-	-

В	Bit	Name	Access	Description						
3	31	STPNS	RO	System time positive/negative flag. 1: Current time is negative; 0: Current time is positive.	0					
[30	0:0]	STSS	RO	PTP system time value, real-time value, in sub-seconds, i.e. about 0.46ns. When STSS overflows, STS increments by 1s.	0					

# 27.1.8.3.5 PTP timestamp update register high 32 bits (R32\_ETH\_PTPTSHUR)

Offset address: 0x0710

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							TS	US							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							TS	US							

Bit	Name	Access	Description	Reset Value
[31:0]	TSUS	RW	Timestamp update second value, which is used to replace the high bit of the PTP system time or the second value representing its addition or subtraction from the system time.	0

## 27.1.8.3.6 PTP timestamp update register high 32 bits (R32\_ETH\_PTPTSHUR)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
TSUP NS		-	-	-	-	-	-	TSUSS	5	-	-	-	-	-	

CH32F	V2x_V	3x Refe	ence Ma	anual			49	99						http://	wch.cn
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

## TSUSS

Bit	Name	Access	Description	Reset Value
31	TSUPNS	RW	Timestamp update positive/negative flag. When the update time method is to use TSUS and TSUSS to directly replace the PTP system time, TSUPNS should be 0; when the update time method is to use TSUS and TSUSS to add or subtract the original PTP system time value, TSUPNS is 1, indicating that the PTP system Subtract TSUS and TSUSS from the time base, and 0 means add TSUS and TSUSS to the PTP system time.	0
[30:0]	TSUSS	RW	Timestamp update sub-second value, which is used to replace the high bit of the PTP system time or a sub-second value that represents its addition or subtraction from the system time.	0

# 27.1.8.3.7 PTP timestamp adder register (R32\_ETH\_PTPTSAR)

Offset address: 0x0718

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-	-	-	-	-	-	TS	SA	-	-	-	-	-	-	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							TS	SA							

Bit	Name	Access	Description	Reset Value
[31:0]	TSA	RW	Timestamp adder value. This register is only used in fine tuning mode. The value of TSA is added to the accumulator every system cycle, and if the accumulator overflows, it will trigger a system time update in fine tuning mode.	0

# 27.1.8.3.8 PTP target time register high 32 bits (R32\_ETH\_PTPTTHR)

Offset address: 0x071C

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-		-	-	-		TT	SH	-	-	-	-	-	-	-
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							TT	SH							

Bit	Name	Access	Description	Reset Value
[31:0]	TTSH	RW	Target time in seconds. If the PTP system time reaches or exceeds this value and the associated interrupt is enabled, an interrupt will be generated.	

## 27.1.8.3.9 PTP target time register high 32 bits (R32\_ETH\_PTPTTHR)

Offset address: 0x0720

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							ΤT	SL							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	TT	SL	-	-	-	-	-	-	-

Bit	Name	Access	Description	Reset Value
[31:0]	TTSL	RW	Target time subsecond value. An interrupt is generated if the PTP system time reaches or exceeds this value and the associated interrupt is enabled.	

# 27.1.8.4 DMA control related registers

## 27.1.8.4.1 DMA transmit query register (R32\_ETH\_DMATPDR)

Offset address: 0x1004

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							TP	DR							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							TP	DR							

Bit	Name	Access	Description				
[31:0]	TPDR		Send query commands. The user initiates a suspended transmit process by writing any value to this register. After restarting the transmission process, this register will be automatically cleared.	0			

## 27.1.8.4.2 DMA receive query register (R32\_ETH\_DMARPDR)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RPDR															

501

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							RP	DR							

Bit	Name	Access	Description	Reset Value
[31:0]	RPDR	RW	Receive query commands. The receiving process may be interrupted by various accidents, and the user needs to write any value to this register to restart the receiving process. After restarting the receive process, this register will be automatically cleared.	0

## 27.1.8.4.3 DMA receive descriptor address register (R32\_ETH\_DMARDLAR)

Offset address: 0x100C

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							RDI	LAR							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							RDI	LAR							

Bit	Name	Access	Description	Reset Value
[31:0]	RDLAR	RW	This register is used to store the address of the first received DMA descriptor. Note that descriptors require 16-byte alignment, so the last 4 bits of this register should be 0.	0

## 27.1.8.4.4 DMA transmit descriptor address register (R32\_ETH\_DMATDLAR)

Offset address: 0x1010

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							TDI	LAR							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							TDI	LAR							

Bit	Name	Access	Description	Reset Value
[31:0]	TDLAR	RW	This register is used to store the address of the first transmit DMA descriptor. Note that descriptors require 16-byte alignment, so the last 4 bits of this register should be 0.	0

## 27.1.8.4.5 DMA status register (R32\_ETH\_DMASR)

0	ffset ad	ldress:	0x1014												
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
PLS	Res	TSTS	PMTS	MMCS	Res		EBS			TPS			RPS		NIS
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
AIS	ERS	FBES	Rese	erved	ETS	RWT S	RPSS	RBU S	RS	TUS	ROS	TJTS	TBU S	TPSS	TS

Bit	Name	Access	Description	Reset Value
31	PLS	RC	Internal 10M physical layer connection status. This bit is set to indicate that the physical layer connection is up or down. Cleared by reading, or cleared by writing 1.	0b
30	Reserved	RO	Reserved	
29	TSTS	RO	Timestamp trigger status. This bit will be set when an interrupt event occurs in the PTP section, or an interrupt will be generated if the PTP interrupt is enabled. This bit is automatically cleared after clearing all flag bits in the PTP section.	0b
28	PMTS	RO	PMT trigger status. This bit will be set when an interrupt event is generated in the PMT part, and an interrupt will be generated if the PMT interrupt is enabled. This bit is automatically cleared after clearing all flag bits in the PMT section.	0b
27	MMCS	RO	MMC trigger status. This bit will be set when an interrupt event is generated in the MMC part, and an interrupt will be generated if the MMC interrupt is enabled. This bit is automatically cleared after clearing all flag bits in the MMC section.	0b
26	Reserved	RO	Reserved	0b
[25:23]	EBS	RO	Error status. This field indicates the type of bus error that caused it. This field is only valid when the DMASR[13] bit is set. DMASR[23]:0: Error sending DMA forwarding data; 1: Error receiving DMA forwarding data; DMASR[24]:0: Error reading data forwarding; RO 1: Error writing data forwarding; DMASR[25]:0: Error accessing descriptor; 1: Error accessing data cache;	0
[22:20]	TPS	RO	Transmit process status. This field is used to indicate the status of the current transmit DMA. 000: Stop. Receive reset or stop sending command;	0

			<ul> <li>001: Run. Fetching the send descriptor;</li> <li>010: Run. Waiting for status information;</li> <li>011: Run. Reading the transmit buffer data and pushing it into the FIFO;</li> <li>100,101: Reserved;</li> <li>110: Pause. The transmit descriptor is not available or the transmit buffer data underflows;</li> <li>111: Run. Closing the transmit descriptor;</li> </ul>	
[19:17]	RPS	RO	Receive process status. This field is used to indicate the current state of receiving DMA. 000: Stop. Receive reset or stop sending command; 001: Run. Fetching the receive descriptor; 010: Reserved; 011: Run. Waiting to receive data packets; 100: Pause. The receive descriptor is not available; 101: Run. Closing the receive descriptor; 110: Reserved; 111: Run. Pushing the received data from the FIFO into the memory;	0
16	NIS	RO	Normal interrupt summary. With interrupts enabled in the DMAIER register, if any of the following bits are set, the NIS bit will also be set. -DMASR[0]: Send interrupt; -DMASR[2]: The transmit buffer is not available; -DMASR[6]: Receive interrupt; -DMASR[6]: Receive interrupt; Clear all the above bits to 0, then the NIS bit will be automatically cleared;	Ob
15	AIS	RO	Abort interrupt summary. With interrupts enabled in the DMAIER register, the AIS bit will also be set if any of the following bits are set. -DMASR[1]: The transmission is stopped; -DMASR[3]: Send long-winded timeout; -DMASR[4]: Receive FIFO overflow; -DMASR[5]: Transmit data underflow; -DMASR[5]: Transmit data underflow; -DMASR[7]: The transmit buffer is not available; -DMASR[7]: The transmit buffer is not available; -DMASR[7]: The reception is stopped; -DMASR[8]: The reception is stopped; -DMASR[9]: Receive watchdog timeout; -DMASR[10]: Send early; -DMASR[13]: Bus error; If all the above bits are cleared, the AIS bit will be automatically cleared;	Ob
14	ERS	RO	Early receive status. When this bit is set, it means that the DMA has filled the first buffer when the data frame is received, but the complete frame has not been received yet. After RS is set, the ERS bit is	0b

			automatically cleared.	
16	FBES	RO	Bus error bit. When this bit is set, it indicates that a bus error was sent. See [25:23] bits for specific reasons. When this bit is set, the corresponding DMA controller will close the bus access.	0b
[12:11]	Reserved	RO	Unused.	
10	ETS	RC	Early transmit status. When set, it indicates that the transmit frame has been fully pushed into the FIFO.	0b
9	RWTS	RC	Watchdog time-out status. When set, it indicates that the frame length has exceeded 2048 bytes.	0b
8	RPSS	RC	Receive process stop status. This bit is set to indicate that the receive process has stopped.	0b
7	RBUS	RC	Receive buffer unavailable status. This bit is set to indicate that the permission to receive the descriptor belongs to the CPU, the DMA cannot be obtained, and the receiving process has been suspended. The user needs to release the descriptor and fill the RPDR register with a value to resume the receive flow. The DMA will retry to acquire the descriptor when the next frame is received.	0Ь
6	RS	RC	Receive completed status. This bit is set to indicate that the reception of a frame has been completed, and the frame information is also updated into the descriptor.	0b
5	TUS	RC	Transmit data underflow status. This bit is set to indicate that the transmit buffer under flowed the transmit data while transmitting the frame. At this point the sending process is halted and the data underflow error bit is set.	0b
4	ROS	RC	Receive status overflow. This bit is set to indicate that a data overflow has occurred in the receive buffer.	0b
3	TJTS	RC	Send long-winded timer timeout status. This bit is set to indicate that the transmitter is too busy, transmission has stopped, and the descriptor's verbose timeout bit has been set.	0b
2	TBUS	RC	Transmit buffer unavailable status bit. This bit is set to indicate that the transmit descriptor is occupied by the CPU, the DMA cannot be acquired, and the transmit process has been suspended. Bits [22:20] show the current transmit status. The application needs to release the send descriptor.	0b
1	TPSS	RC	Transmit process stop status. This bit is set to indicate that the transmission process has stopped.	0b
0	TS	RC	Transmit completed status. This bit is set to indicate that the transmission of a frame has been completed,	0b

	and the ownership of the descriptor has been returned	
	to the CPU.	

## 27.1.8.4.6 DMA operation mode register (R32\_ETH\_DMAOMR)

Offset address: 0x1018

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	F	Reserve	d	_	DTC EFD		Rese	erved	-	TSF	FTF		Rese	erved	-
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Rese	Reserved ST Reserved					FEF	FUGF		Rese	rved		SR	Res		

Bit	Name	Access	Description	Reset Value
[31:27]	Reserved	RO	Reserved	
26	DTCEFD	RW	Not discard TCP/IP checksum error frame control 0: If the FEF bit is 0, the MAC will discard all frames with errors; 1: When an error is found in the checksum of protocols such as TCP/IP/ICMP/UDP, the frame will not be discarded;	0b
[25:22]	Reserved	RO	Reserved	
21	TSF	RW	Transmit store-and-forward control bit. 0: After the data written into the FIFO in the sending process reaches a certain value, the sending will be started; 1: The sending process will start sending after the complete frame is written into the FIFO;	0b
20	FTF	RW	Transmit FIFO empty control bit. Setting this bit will reset the transmit FIFO.	0b
[19:14]	Reserved	RO	Reserved	
13	ST	RW	<ul><li>Start or stop sending control bit.</li><li>0: After sending the current frame, the sending process enters the stop state;</li><li>1: Put the sending process in the running state.</li></ul>	0b
[12:8]	Reserved	RO	Reserved	
7	FEF	RW	Forward error frame control bit. 0: All frames are forwarded to the DMA except for frames that are too short. 1: Receive FIFO discards frames with errors.	0b
6	FUGF	RW	Forward too short frame control bit. 0: The receive FIFO discards all frames less than 64 bytes in length; 1: The receive FIFO forwards a frame whose length is	0b

			too short.	
[5:2]	Reserved	RO	Reserved	
			Start or stop receiving control bit.	
			0: After forwarding the currently received frame, the	
			receiving DMA enters the stop mode, and the next	
			transmission starts from the current receiving	
1	SR	RW	descriptor position;	0b
			1: Open the receiving process, DMA fetches the	
			receiving descriptor from the current position or	
			fetches the receiving descriptor from the identifier	
			header position.	
0	Reserved	RO	Reserved	

## 27.1.8.4.7 DMA interrupt enable register (R32\_ETH\_DMAIER)

Offset address: 0x101C

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
PLE							R	eserved	l						NISE
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
AISE	ERS	FBES	Rese	erved	ETIE	RWTIE	RPSIE	RBUIE	RIE	TUIE	ROIE	TJTIE	TBUIE	TPSIE	TIE

Bit	Name	Access	Description	Reset Value
31	PLE	RW	Internal 10M physical layer connection state change interrupt enable bit.	0b
[30:17]	Reserved	RO	Reserved	
16	NISE	RW	Normal interrupt enable bit. Enabling this bit will enable the following interrupts. -DMASR[0]: Send interrupt; -DMASR[2]: Send buffer unavailable; -DMASR[6]: Receive interrupt -DMASR[14]: Early receive interrupt	0b
15	AISE	RW	Abnormal interrupt. Enabling this bit will enable the following interrupts. -DMASR[1]: The sending process is stopped; -DMASR[3]: Send long-winded timeout; -DMASR[4]: Receive FIFO overflow; -DMASR[5]: transmit data underflow; -DMASR[5]: transmit data underflow; -DMASR[7]: Send buffer unavailable; -DMASR[7]: Send buffer unavailable; -DMASR[8]: The receiving process is stopped; -DMASR[8]: Receive watchdog timeout; -DMASR[10]: Early transmit; -DMASR[13]: Bus error;	0b
14	ERS	RW	Early receive interrupt enable bit. Enable this bit to	0b

			generate an early receive interrupt. NISE must be set. AISE must be set.	
13	FBES	RW	Bus fatal error interrupt enable bit. Enable this bit to generate a bus error interrupt. AISE must be set.	0b
[12:11]	Reserved	RO	Reserved	
10	ETIE	RW	Early transmit interrupt enable bit. Enable this bit to generate an early transmit interrupt. AISE must be set.	0b
9	RWTIE	RW	Receive watchdog interrupt enable bit. Enable this bit to generate a receive watchdog timeout interrupt. AISE must be set.	0b
8	RPSIE	RW	Receive process stop interrupt enable bit. Enable this bit to generate a receive process stop interrupt.	0b
7	RBUIE	RW	Receive buffer unavailable interrupt enable bit. Enable this bit to generate a receive buffer unavailable interrupt. AISE must be set.	0b
6	RIE	RW	Receive completed interrupt enable bit. Enable this bit to generate a receive completed interrupt. NISE must be set.	0b
5	TUIE	RW	Transmit underflow interrupt enable. Enable this bit to generate a transmit underflow interrupt. AISE must be set.	0b
4	ROIE	RW	Receive overflow interrupt. Enable this bit to generate a receive overflow interrupt. AISE must be set.	0b
3	TJTIE	RW	Transmit long-winded timeout interrupt enable. Enable this bit to generate a transmit long-winded timeout interrupt. AISE must be set.	0b
2	TBUIE	RW	Transmit buffer unavailable interrupt enable. Enable this bit to generate a transmit buffer unavailable interrupt. NISE must be set	0b
1	TPSIE	RW	Transmit process stop interrupt enable. Enable this bit to generate a transmit process stop interrupt. AISE must be set.	0b
0	TIE	RW	Transmit completed interrupt enable. Enable this bit to generate a transmit completed interrupt. NISE must be set.	0b

## 27.1.8.4.8 DMA lost frame register (R32\_ETH\_DMAMFBOCR)

Offset address: 0x1020

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
						F	Reserve	d							OMF C
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							М	FC							

http://wch.cn

Bit	Name Access Description				
[31:17]	Reserved	RO	Reserved.		
16	OMFC	RW	Missing frame counter overflow bit.	0b	
[15:0]	MFC	RW	Lost frame counter. This field indicates the number of frames lost due to unavailability of receive buffers.	0	

## 27.1.8.4.9 DMA current transmit descriptor register (R32\_ETH\_DMACHTDR)

Offset address: 0x1048

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	CHTDR														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							CH	ГDR							

Bit	Name	Access	Description	Reset Value
[31:0]	CHTDR	RO	This register value points to the transmit descriptor currently in use. This register is updated in real time by DMA.	

## 27.1.8.4.10 DMA current receive descriptor register (R32\_ETH\_DMACHRDR)

Offset address: 0x104C

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							CHI	RDR							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	CHI	RDR	-	-	-	-	-	-	

Bit	Name	Access	Description	Reset Value
[31:0]	CHRDR	RO	This register value points to the receive descriptor currently in use. This register is updated in real time by DMA.	

### 27.1.8.4.11 DMA current transmit buffer register (R32\_ETH\_DMACHTBAR)

Offset address: 0x1050

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							CHT	BAR							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							CHT	BAR							

Bit	Name	Access	Description	Reset Value
[31:0]	CHTBAR		This register value points to the transmit buffer currently in use. This register is updated in real time by DMA.	

## 27.1.8.4.12 DMA current receive buffer register (R32\_ETH\_DMACHRBAR)

Offset address: 0x1054

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							CHR	BAR							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							CHR	BAR							

Bit	Name	Access	Description	Reset Value
[31:0]	CHRBAR	RO	This register value points to the receive buffer currently in use. This register is updated in real time by DMA.	

## 27.1.8.5 Internal 10M physical layer related register address

## 27.1.8.5.1 Basic control register (BMCR)

Offset address: 0

Bit	Name	Access	Description	Reset Value	
15	Reset	RW/SC	1: PHY reset;	0b	
15	Keset	KW/SC	0: Normal operation;	UD	
14	Loophook	RW	1: Enable loopback;	0b	
14	Loopback	ĸw	0: Normal operation;	00	
13	Speed Selection	RO	0: 10Mb/s;	0b	
12	Auto Negotiation	RW	1: Enable auto-negotiation;	1b	
12	Auto-Negotiation	ĸw	0: Disable auto-negotiation;		
[11:10]	Reserved	RO	Reserved	0b	
9	Restart	RW/SC	1: Restart auto-negotiation;	0b	
9	Auto-Negotiation	KW/SC	0: Normal operation;		
8	Dualay Mada	DW	1: Full duplex;	11.	
0	Duplex Mode	RW	0: Half duplex;	1b	
7	Collision Test	RW	1: Conflict test enabled;	01-	
/	Comsion lest	ĸw	0: Normal operation;	0b	
[6:0]	Reserved	RO	Reserved	0b	

#### 27.1.8.5.2 Basic status register (BMSR)

Offset address: 1

Bit	Name	Access	Description	Reset Value
[15:6]	Reserved	RO	Reserved	0
5	Auto-Negotiation	RO	1: Auto-negotiation is completed;	0b
	Complete		0: Auto-negotiation is not completed;	
[4:3]	Reserved	RO	Reserved	01b
2	Link	RO	<ol> <li>1: The physical layer establishes a link;</li> <li>0: The physical layer has not established a link;</li> </ol>	0b
[1:0]	Reserved	RO	Reserved	01b

#### 27.1.8.5.3 Physical layer status register (PHYSR)

Offset address: 10

Bit	Name	Access	Description	Reset Value
[15:4]	Reserved	RO	Reserved	0
3	Loopback 10M	RO	1: PHY works in 10M self-loop	0b
	Loopback_10M		0: Normal mode	
2	Full_10M	RO	1: PHY works at 10M full duplex 0: Half-duplex mode	0b
[1:0]	Reserved	RO	Reserved	0

#### 27.1.8.5.4 Auto-flip register (MDIX)

Offset Address: 0x1E

Bit	Name	Access	Description	Reset Value
[15:4]	Reserved	RO	Reserved	0
			1x: P/N polarity automatically selected;	
[4:3]	P/N polarity	RW	00: P/N polarity is normal;	0
			01: P/N polarity reversed.	
			00: Automatic;	
[1:0]	T/R selection	RW	01: MDIX;	0
			1x: MDI.	

## 27.2 For CH32F20x\_D8W, CH32V20x\_D8 and CH32V20x\_D8W

#### **27.2.1 Introduction to Ethernet controller**

The device integrates MAC, PHY, and DMA Ethernet controllers, compatible with the IEEE802.3 protocol. The internal DMA receives and transmit data to the system RAM. The PHY physical layer is a 10Mbit/s Ethernet transceiver. Several network PHY registers are available, and the receive/transmit performance can be set.

Regarding the bottom operation of the network, the subroutine library is provided mainly for application support, and the registers are not introduced in detail.

Main features:

- Support full duplex and half duplex.
- Support short-packet padding settings.
- Support CRC setting and padding.
- Support jumbo frame reception.
- Support different filter mode combinations.
- Support pause frame transmission and setting.
- Support auto-negotiation mechanism.
- Support DMA for receiving and transmitting data.
- PHY transceiver is compatible with 10BASE-T, and the transmit module supports energy-saving mode.
- Built-in 50ohm transfer impedance matching resistor, also can be connected externally.
- Provide a globally unique MAC address assigned by IEEE.

## 27.2.2 Register description

Table 27-23 Ethernet controller related registers

Name	Offset Address	Description	Reset Value
R8_ETH_EIE	0x40009003	Interrupt enable register	0x00
R8_ETH_EIR	0x40009004	Interrupt flag register	0x00
R8_ETH_ESTAT	0x40009005	Status register	0x00
R8_ETH_ECON2	0x40009006	PHY analog parameter setting register	0x06
R8_ETH_ECON1	0x40009007	Receive/transmit control register	0x00
R32_ETH_TX	0x40009008	Transmit DMA control register	0xXXXXXXXXX
R16_ETH_ETXST	0x40009008	Transmit DMA buffer start address register	0xXXXX
R16_ETH_ETXLN	0x4000900A	Transmission length register	0xXXXX
R32_ETH_RX	0x4000900C	Receive DMA control register	0x00000000
R16_ETH_ERXST	0x4000900C	Receive DMA buffer start address register	0x0000
R16_ETH_ERXLN	0x4000900E	Reception length register	0x0000
R32_ETH_HTL	0x40009010	Hash table low register	0x484EA033
R32_ETH_HTH	0x40009014	Hash table high register	0x5000EF97
R32_ETH_MACON	0x40009018	Receive filter control register	0x10000000
R8_ETH_ERXFCON	0x40009018	Receive packet filter control register	0x00
R8_ETH_MACON1	0x40009019	Mac layer flow control register	0x00
R8_ETH_MACON2	0x4000901A	Mac layer packet control register	0x00
R8_ETH_MABBIPG	0x4000901B	Minimum packet interval register	0x10
R32_ETH_TIM	0x4000901C	Flow control pause frame time register	0xXXXXXXXX
R16_ETH_EPAUS	0x4000901C	Flow control pause frame time register	0xXXXX
R16_ETH_MAMXFL	0x4000901E	Maximum receive packet length register	0x0000

R16_ETH_MIRD	0x40009020	MII read register	0x1100
R32_ETH_MIWR	0x40009024	MII write register	0x00000000
R8_ETH_MIREGADR	0x40009024	MII address register	0x00
R8_ETH_MISTAT	0x40009025	MII status register	0x00
R16_ETH_MIWR	0x40009026	MII write register	0x0000
R32_ETH_MAADRL	0x40009028	MAC address low register	0xXXXXXXXX
R16_ETH_MAADRH	0x4000902C	MAC address high register	0xXXXX

## 27.2.2.1 Interrupt enable register (R8\_ETH\_EIE)

Bit	Name	Access	Description	Reset value
7	RB_ETH_EIE_INTIE	RW	Ethernet interrupt enable 0: Interrupt disabled. 1: Interrupt enabled.	0
6	RB_ETH_EIE_RXIE	RW	Receive completed interrupt enable 0: Interrupt disabled. 1: Interrupt enabled.	0
5	Reserved	RO	Reserved	0
4	RB_ETH_EIE_LINKIE	RW	Link change interrupt enable 0: Interrupt disabled. 1: Interrupt enabled.	0
3	RB_ETH_EIE_TXIE	RW	Transmit completed interrupt enable 0: Interrupt disabled. 1: Interrupt enabled.	0
2	RB_ETH_EIE_R_EN50	RW	<ul><li>Built-in 50ohm impedance matching resistor enable</li><li>0: On-chip resistor disconnected.</li><li>1: On-chip resistor connected.</li></ul>	0
1	RB_ETH_EIE_TXERIE	RW	Transmit error interrupt enable 0: Interrupt disabled. 1: Interrupt enabled.	0
0	RB_ETH_EIE_RXERIE	RW	Receive error interrupt enable 0: Interrupt disabled. 1: Interrupt enabled.	0

## 27.2.2.2 Interrupt flag register (R8\_ETH\_EIR)

Bit	Name	Access	Description	Reset value
7	Reserved	RO	Reserved	0
6	RB_ETH_EIR_RXIF	RW1	Receive completed flag	0
5	Reserved	RO	Reserved	0
4	RB_ETH_EIR_LINKIF	RW1	Link change flag	0
3	RB_ETH_EIR_TXIF	RW1	Transmit completed flag	0
2	Reserved	RO	Reserved	0

1	RB_ETH_EIR_TXERIF	RW1	Transmit error flag	0
0	RB_ETH_EIR_RXERIF	RW1	Receive error flag	0

## 27.2.2.3 Status register (R8\_ETH\_ESTAT)

Bit	Name	Access	Description	Reset value
7	RB_ETH_ESTAT_INT	RW1	Interrupt	0
6	RB_ETH_ESTAT_BUFER	RW1	Buffer error	0
5	RB_ETH_ESTAT_RXCR CER	RO	Receive CRC error	0
4	RB_ETH_ESTAT_RXNIB BLE	RO	Receive nibble error	0
3	RB_ETH_ESTAT_RXMO RE	RO	Receive more than the set maximum packets	0
2	RB_ETH_ESTAT_RXBU SY	RO	Receive in progress	0
1	RB_ETH_ESTAT_TXAB RT	RO	Transmission interrupted by MCU	0
0	Reserved	RO	Reserved	0

## 27.2.2.4 PHY analog parameter setting register (R8\_ETH\_ECON2)

Bi	t	Name	Access	Description	Reset value
[7:4	4]	Reserved	RO	Reserved	0000b
[3:]	1]	RB_ETH_ECON2_RX RB_ETH_ECON2_MU ST	RW	Reserved. Must write 011.	011b
0		RB_ETH_ECON2_TX	RW	Transmitter energy-saving driver control 0: Rated driver. 1: Energy-saving driver.	0

## 27.2.2.5 Receive/transmit control register (R8\_ETH\_ECON1)

Bit	Name	Access	Description	Reset value
7	RB_ETH_ECON1_TX RST	RW	Transmit module reset 0: Not reset. 1: Reset the transmit module.	0
6	RB_ETH_ECON1_RX RST	RW	Receive module reset 0: Not reset. 1: Reset the receive module.	0
[5:4]	Reserved	RO	Reserved	00b
3	RB_ETH_ECON1_TX RTS	RW	Transmit start. Cleared automatically after the transmission is completed. 1: Start transmission. 0: No effect.	0

2	RB_ETH_ECON1_RX EN	RW	Receive enable 0: Receive disabled. 1: Receive enabled.	0
[1:0]	Reserved	RO	Reserved	00b

## 27.2.2.6 Transmit DMA buffer address register (R16\_ETH\_ETXST)

Bit	Name	Access	Description	Reset value
[15:0]	R16_ETH_ETXST	RW	Transmit DMA buffer start address Low 15 bits are valid. The address must be 4-byte aligned.	XXXXh

## 27.2.2.7 Transmission length (R16\_ETH\_ETXLN)

Bit	Name	Access	Description	Reset value
[15:0]	R16_ETH_ETXLN	RW	Transmission length	XXXXh

## 27.2.2.8 Receive DMA buffer address register (R16\_ETH\_ERXST)

Bit	Name	Access	Description	Reset value
[15:0]	R16_ETH_ERXST	RW	Receive DMA buffer start address Low 15 bits are valid. The address must be 4-byte aligned.	XXXXh

## 27.2.2.9 Reception length register (R16\_ETH\_ERXLN)

Bit	Name	Access	Description	Reset value
[15:0]	R16_ETH_ERXLN	RO	Reception length	0000h

## 27.2.2.10 Hash table low register (R32\_ETH\_HTL)

Bit	Name	Access	Description	Reset value
[31:24]	R8_ETH_EHT3	RW	Hash Table byte 3	48h
[23:16]	R8_ETH_EHT2	RW	Hash Table byte 2	4Eh
[15:8]	R8_ETH_EHT1	RW	Hash Table byte 1	A0h
[7:0]	R8_ETH_EHT0	RW	Hash Table byte 0	33h

## 27.2.2.11 Hash table high register (R32\_ETH\_HTH)

Bit	Name	Access	Description	Reset value
[31:24]	R8_ETH_EHT7	RW	Hash Table byte 7	50h
[23:16]	R8_ETH_EHT6	RW	Hash Table byte 6	00h
[15:8]	R8_ETH_EHT5	RW	Hash Table byte 5	EFh
[7:0]	R8_ETH_EHT4	RW	Hash Table byte 4	97h

## 27.2.2.12 Receive filter control register (R8\_ETH\_ERXFCON)

Bit	Name	Access	Description	Reset value
7	RB_ETH_ERXFCON_U CEN	RW	Target address matching filter setting 0: Not use this filter condition. 1: If RB_ETH_ERXFCON_ANDOR=0, target address matches, and is received. If RB_ETH_ERXFCON_ANDOR=1, target address does not match and is filtered.	0
6	RB_ETH_ERXFCON_A NDOR	RW	<ul><li>Filter condition AND/OR setting</li><li>0: Packet is received with any filter</li><li>condition met.</li><li>1: Packet is received with all filter</li><li>conditions are met.</li></ul>	0
5	RB_ETH_ERXFCON_C RCEN	RW	CRC check filter setting 0: Not use this filter condition. 1: If RB_ETH_ERXFCON_ANDOR=0, CRC check is correct, and is received. If RB_ETH_ERXFCON_ANDOR=1, CRC checks error, and is filtered.	0
4	Reserved	RO	Reserved	0
3	RB_ETH_ERXFCON_M PEN	RW	Magic packet filter setting 0: Not use this filter condition. 1: If RB_ETH_ERXFCON_ANDOR=0, magic packet is received. If RB_ETH_ERXFCON_ANDOR=1, non-magic packet is filtered.	0
2	RB_ETH_ERXFCON_H TEN	RW	hash table matching filter setting 0: Not use this filter condition. 1: If RB_ETH_ERXFCON_ANDOR=0, hash table matches, and is received. If RB_ETH_ERXFCON_ANDOR=1, hash table does not match, and is filtered.	0
1	RB_ETH_ERXFCON_M CEN	RW	Multicast packet matching filter setting 0: Not use this filter condition. 1: If RB_ETH_ERXFCON_ANDOR=0, multicast packet matches, and is received. If RB_ETH_ERXFCON_ANDOR=1, multicast packet does not match, and is filtered.	0
0	RB_ETH_ERXFCON_B CEN	RW	Broadcast matching filter setting 0: Not use this filter condition.	0

1: If RB_ETH_ERXFCON_ANDOR=0,
broadcast packet is received. If
RB_ETH_ERXFCON_ANDOR=1,
non-broadcast packet is filtered.

## 27.2.2.13 Mac layer flow control register (R8\_ETH\_MACON1)

Bit	Name	Access	Description	Reset value
[7:6]	Reserved	RO	Reserved	00b
[5:4]	RB_ETH_MACON1_FC EN	RW	<ul> <li>Pause frame setting. Active at full duplex</li> <li>00: Stop transmitting pause frame.</li> <li>01: Transmit a pause frame, and then</li> <li>stop transmitting.</li> <li>10: Periodically transmit pause frames.</li> <li>11: Transmit 0 timer pause frame, and</li> <li>then stop transmitting.</li> </ul>	00ь
3	RB_ETH_MACON1_TX PAUS	RW	Transmit pause frame enable control 0: Not transmit pause frame. 1: Transmit enabled.	0
2	RB_ETH_MACON1_RX PAUS	RW	Receive pause frame enable 0: Not receive pause frame. 1: Receive enabled.	0
1	RB_ETH_MACON1_PA SSALL	RW	Control frame setting 0: Control frame will be filtered. 1: Control frame that is not filtered will be written to the buffer.	0
0	RB_ETH_MACON1_M ARXEN	RW	MAC layer receive enable 0: MAC does not receive data. 1: MAC receive enabled.	0

## 27.2.2.14 Mac layer packet control register (R8\_ETH\_MACON2)

Bit	Name	Access	Description	Reset value
[7:5]	RB_ETH_MACON2_PA DCFG	RW	<ul> <li>Short-packet pad setting</li> <li>7: All short packets are padded with 0 to</li> <li>64 bytes, then 4-byte CRC.</li> <li>6: Not pad the short packet.</li> <li>5: The detected VLAN network packet whose field is 8100h is automatically padded with 0 to 64 bytes. Otherwise the short packet is padded with 60 bytes of 0, and then padded with 4-byte CRC.</li> <li>4: Not pad the short packet.</li> <li>3: All short packets are padded with 0 to 64 bytes, then 4-byte CRC.</li> </ul>	000Ь

			<ul><li>2: Not pad the short packet.</li><li>1: All short packets are padded with 0 to</li><li>64 bytes, then 4-byte CRC.</li></ul>	
			0: Not pad the short packet.	
4	RB_ETH_MACON2_TX CRCEN	RW	Transmit add CRC control 0: Hardware does not pad CRC. 1: Hardware pads CRC.	0
3	RB_ETH_MACON2_PH DREN	RW	Special 4 bytes are not involved in CRC check.	0
2	RB_ETH_MACON2_HF RMEN	RW	Jumbo frame received enable 0: Disabled to receive jumbo frame. 1: Enable to receive jumbo frame.	0
1	Reserved	RO	Reserved	0
0	RB_ETH_MACON2_FU LDPX	RW	Ethernet communication mode 0: Half duplex. 1: Full duplex.	0

## 27.2.2.15 Minimum packet interval register (R8\_ETH\_MABBIPG)

Bit	Name	Access	Description	Reset value
7	Reserved	RO	Reserved	0
[6:0]	R8_ETH_MABBIPG	RW	Minimum number of packet interval bytes	0010000b

## 27.2.2.16 Flow control pause frame time register (R16\_ETH\_EPAUS)

Bit	Name	Access	Description	Reset value
[15:0]	R16_ETH_EPAUS	RW	Flow control pause frame time	XXXXh

## 27.2.2.17 Maximum receive packet length register (R16\_ETH\_MAMXFL)

Bit	Name	Access	Description	Reset value
[15:0]	R16_ETH_MAMXFL	RW	Maximum receive packet length	0000h

## 27.2.2.18 MII read register (R16\_ETH\_MIRD)

Bit	Name	Access	Description	Reset value
[15:0]	R16_ETH_MIRD	RW	MII read register	1100h

## 27.2.2.19 MII address register (R8\_ETH\_MIREGADR)

Bit	Name	Access	Description	Reset value
[7:5]	Reserved	RO	Reserved	000b
[4:0]	RB_ETH_MIREGADR_ MIRDL	RW	PHY register address	00000b

Bit	Name	Access	Description	Reset value
[7:1]	Reserved	RO	Reserved	0000000b
0	R8_ETH_MII_STA	RO	MII register status 1: Write to MII register. 0: Read MII register.	0

#### 27.2.2.20 MII status register (R8\_ETH\_MISTAT)

## 27.2.2.21 MII write register (R16\_ETH\_MIWR)

Bit	Name	Access	Description	Reset value
[15:0]	R16_ETH_MIWR	WO	MII write register	0000h

### 27.2.2.22 MAC address register (R32\_ETH\_MAADRL, R16\_ETH\_MAADRH)

Bit	Name	Access	Description	Reset value
[31:0]	R32_ETH_MAADRL	RW	MAC Address bytes 1~4	XXXXX XXXh
[15:0]	R16_ETH_MAADRH	RW	MAC Address bytes 5~6	XXXXh

## 27.2.3 Operation guide

1. Initialization

- (1) Configure the safe register to enter safe mode. Enable Ethernet clock and power.
- (2) Enable the corresponding interrupt, which is optional. Enable impedance matching resistor.
- (3) Configure the receive filter mode, CRC function, MAC address.
- (4) Set the buffer.
- (5) Start receiving, and enable interrupt.

#### 2. Transmit data

- (1) Write data length to R16\_ETH\_ETXLN.
- (2) Write data address to R16\_ETH\_ETXST.
- (3) Enable RB\_ETH\_ECON1\_TXRTS to start to transmit.

#### 3. Receive data

- (1) Preset the receive address and enable the reception.
- (2) Use the interrupt or query the receive completed status.
- (3) Read R16\_ETH\_ERXLN reception length.
- (4) Update R16\_ETH\_ERXST receiving address.

For specific applications, please base on the Ethernet protocol stack library, and refer to the provided network application routines.

## **Chapter 28 SDIO interface (SDIO)**

## The module description in this chapter applies to the full range of CH32F2x, CH32V2x and CH32V3x microcontrollers

The "SDIO" mentioned separately in this chapter refers to a communication interface on the microcontroller designed to operate external memory cards such as SD cards or other devices, and is a peripheral of the microcontroller. The SDIO of the microcontroller is directly mounted on the AHB bus, and the clock is directly provided by HCLK, which can achieve higher communication speed. The SDIO of the microcontroller is used as the SDIO host, and the controlled devices are also collectively referred to as SDIO devices. In applications, SDIO is generally used to read and write SD cards, TF cards or eMMC particles, or to control other devices that use SDIO as a communication interface, such as Wi-Fi/4G modules.

## **28.1 Main features**

#### 28.1.1 Features

- Support SD card, SDIO card and MMC card
- 1-bit, 4-bit and 8-bit bus support
- The clock of SDIO can reach half of HCLK at maximum
- Compatible with MMC Specification 4.5
- Compatible with SD card specification 2.0, SDIO card specification 2.0
- Not compatible with SPI or QSPI

#### 28.1.2 Overview

The SDIO of the microcontroller supports communication with memory such as SD cards or MMC cards. It needs to be clear that SDIO only provides a set of clocks, data and command control sequences required to realize the single command transmission of SD cards and MMC cards. The sequence and combination of commands need to be determined by the user through the program. In addition, for various memory cards, SDIO can only realize the function of reading and writing, and the function of the file system provided by the file system needs to be realized by the user to build the file system through the program.

SDIO is different from the QSPI interface. It has no chip select pin and has an extra CMD pin. CMD can be regarded as a special data line, which is specially used to transmit commands and responses; SDIO has 3 types: 1-bit, 4-bit and 8-bit the width of the data line is optional; the SDIO clock generally works at a frequency below 400KHz during configuration. When the data transmission is officially performed, it can be configured as the maximum clock supported by the SDIO device. The maximum SDIO clock output supported by the microcontroller is Half of HCLK, according to the protocol, when the clock received by the SDIO device is greater than a certain threshold, the waveform peaks of the clock line, data line and command line need to be reduced to save the time-consuming of waveform rising and falling.

Unlike SD cards, SDIO cards often refer to non-storage devices such as WIFI/Bluetooth modules and 4G modules that use SDIO interfaces. If there is no special instruction, the content described in this chapter must be applicable to SD card, and the content only applicable to SDIO card or MMC card will be specially pointed out. In the description of this chapter, the SD card is regarded as the potential operation object first, followed by the SDIO card, and finally the MMC card.

## **28.2 Interface and clock**

SDIO receives the control of the CPU through the AHB bus. There is a FIFO interface in the SDIO register. The CPU or DMA obtains or generates data by reading and writing the FIFO. SDIO is directly clocked by HCLK, and has an interrupt entry that supports multiple interrupt sources. The pins directly controlled by SDIO are SDIO\_CK, SDIO\_CMD, SDIO\_D [7:0], which are connected to SDIO devices through several pins. SDIO is a host-dominated communication interface, and all transfers must be initiated by the microcontroller.

520

## 28.2.1 Peripheral structure

The structure of SDIO is shown in Figure 28-1.




Figure 28-1 SDIO structure diagram

SDIO is a peripheral that the microcontroller directly operates the SDIO device as a host. It is roughly composed of 5 modules: AHB interface, clock control part, CMD line control part, data line control part and control register part. SDIO is a half-duplex for peripherals, the CPU writes the commands and data to be sent to the control register, and the command line and data line control module is responsible for pushing the command or data to the IO and adding CRC. The data flow of SDIO is responsible for the transfer from RAM to SDIO FIFO by general-purpose DMA. SDIO FIFO has 32 32-bit sizes.

## 28.2.2 Pins and their configuration

The pins that need to be configured for SDIO and their modes are shown in Table 28-1.

GPIO	SDIO Multiplexing function	Pin mode that needs to be	Required Pin Speed				
		configured					
PC[8:11]	SDIO_D[0:3]	Push-pull multiplexed	50MHz				
		output					
PC12	SDIO_CK	Push-pull multiplexed	50MHz				

Table 28-1 SDIO Pin Configuration

		output	
PD2	SDIO_CMD	Push-pull multiplexed	50MHz
		output	
PB8	SDIO_D4	Push-pull multiplexed	50MHz
		output	
PB9	SDIO_D5	Push-pull multiplexed	50MHz
		output	
PC6	SDIO_D6	Push-pull multiplexed	50MHz
		output	
PC7	SDIO_D7	Push-pull multiplexed	50MHz
		output	


#### 28.2.3 Clock

The clock pin of SDIO is SDIO\_CK, and its output clock is obtained by dividing the frequency of HCLK, and the frequency dividing coefficient can be configured as any integer value between 2 and 261. SDIO devices generally only support a single bus mode with a clock of up to 400KHz during initialization. After initialization, the host generally initiates a switch to a low voltage operation, and at the same time increases the clock to the maximum clock that both the microcontroller and the SDIO device can accept. Different versions and speed grades of SD cards support different clock speeds and switching processes, and users need to understand them by themselves.

#### 28.2.4 Command state machine

The command workflow of SDIO follows the state machine shown in the figure below.

Figure 28-2 Command State machine



#### 28.2.5 Data state machine

The data workflow of SDIO follows the state machine shown in the figure below.




Figure 28-3 Data State Machine

## 28.3 SDIO brief description agreement

The communication on SDIO is based on transmission as the smallest unit. Each transmission always starts with the host sending a command on the CMD line. After some commands are sent, the SDIO device will also send a piece of data on the CMD line to reply to the host, which is called "" Response", sometimes accompanied by the transmission of data, the transmission of data is on the D line. The format of commands and responses is fixed, and the definition of each field is determined according to different commands or responses. Responses and data transfers need to be issued or stopped within a specified time after the end of the command or response, otherwise a timeout error will be generated.

The purpose of this section is to let users have a preliminary understanding of the details of some specifications necessary to use SDIO in a relatively small space, and it does not guarantee detailed and timely updates. The SDIO of the microcontroller only guarantees that it implements the hardware operation basis of the SD 2.0, SDIO 2.0 and MMC 4.5 specifications, and does not necessarily support the functions defined in the higher version specifications, such as double-edge sampling. Users should carry out SDIO interactive programming based on SD specification, SDIO specification and MMC specification when doing specific development.

#### 28.3.1 Bus timing

The transmission of the SD card is initiated by the host initiating the CMD. The SD card may not reply to the response, but may reply with a short response and a long response, and some responses will be accompanied by data transmission. In the communication of the SDIO card or MMC card, there may also be a situation where the SDIO device actively reports an interruption. The timing is shown in the group of figures below.





Figure 28-4 SDIO No response timing and no data timing (taking SD card as an example)






Figure 28-6 SDIO Multi-block write timing (taking SD card as an example)






Figure 28-7 SDIO Data stream read timing (taking SDIO card as an example)



#### Figure 28-8 SDIO Data stream write timing (taking SDIO card as an example)



### 28.3.2 Order

Most SDIO transfers start with a command (CMD), through which the SDIO host informs the device of its intentions. The format of the command is as follows.

Bit/Field name	Start Bit	Transmission Bit	Command Index	Command Parameters	CRC7	End Bit
Rank/Width	47	46	[45:40] / 6 bits	[39:8] / 32 bits	[7:1] / 7 bits	0
Value	0b	1b	Х	Х	Х	1b

Table 28-2 Command Format

There are roughly 4 types of commands:

- 1) 1) Broadcast command (bc): sent to all cards on the bus, no response returned;
- 2) 2) Broadcast command with response (bcr): sent to all cards on the bus, and a response is returned;
- 3) 3) Point-to-point command (ac): issued to a specific card, but no data transmission;
- 4) 4) Point-to-point command with data transmission (adtc): issued to a specific card with data transmission attached.

Below are some commonly used commands.

#### 28.3.2.1 Basic command

Basic commands are some of the more basic functions supported by the SD card.

Table 28-3 SD Card Basic Commands

Command Index	Туре	Parameter	Type of Reply	Shortened form	Description
CMD0	bc	[31:0]padding bits are meaningless;	None	GO_IDLE_STATE	Reset all cards to IDLE state
CMD2	bcr	[31:0]padding bits are meaningless;	R2	ALL_SEND_CID	All cards reply to CID
CMD3	bcr	[31:0]padding bits are meaningless;	R6	SEND_RELATIVE_ADDR	Reply to new RCA
CMD7	ac	[31:16]RCA; [15:0]padding bits are meaningless;	R1b Selected Card	SELECT/DESELECT_CARD	Check or uncheck a card
CMD8	bcr	[31:12] Reserved;	R7	SEND_IF_COND	Send SD card

		[11:8]Powered;			interface	
		[7:0]Check mode;			conditions.	
		[31:16]RCA;				
CMD9	ac	[15:0]padding bits	R2	SEND_CSD	Require CSD。	
		are meaningless;				
		[31:16]RCA;				
CMD10	ac	[15:0]padding bits	R2	SEND_CID	Require CID。	
		are meaningless;				
CMD11	ac	[31:0]padding bits	R1	VOLATGE SWITCH	switch to 1.8V.	
		are meaningless;				
		[31:0]padding bits	R1b		Force the card to	
CMD12	ac	are meaningless;		STOP_TRANSMISSION	stop	
		are meaningless,			transmission;	
		[31:16]RCA;			Transmit Status	
CMD13		[15]padding bits are	R1	SEND_STATUS/SEND_TASK_STATUS	Transmit Status	
CMD13	ac	meaningless;	KI			
		[14:0] padding bits;			Register	
					The card is	
CMD15		[31:16]RCA;	<b>–</b>	GO_INACTIVE_STATE	required to enter	
	ac	[15:0]padding bits	无		the INACTIVE	
		are meaningless;			mode;	

#### 28.3.2.2 Erase command

The SD card is also a FLASH structure, and the FLASH needs to be erased before writing, but the SD card integrates erasing logic. If it is found that there is no erasure before executing the write command, it will automatically supplement the erasing operation. In many cases, especially before large batch writes, it can help to improve efficiency if the erase is actively performed.

Table 28-4	SD Card Er	ase Command <sup>[1]</sup>

Command	Туре	Parameter	Type of	Shortened form	Description
Index			reply		
CMD32	ac	[31:0]address to start	R1	ERASE_WR_BLK_START	Set the first
		erasing <sup>[2]</sup>			address for
					erasing
CMD33	ac	[31:0]address to start	R1	ERASE_WR_BLK_END	Set the first
		erasing <sup>[2]</sup>			address for
					erasing
CMD38	ac	[31:0]Erase Mode	R1b	ERASE	The parameter is
					0, that is, ordinary
					wipe

Note 1: The erase command here is the erase command of SD card defined by SD protocol specification, and the erase command of SDIO card and MMC card is different from this.

2: Currently commonly used SDHC/SDXC (2GB to 2TB) level The erase address written by the card must be a block address, that is, 512-byte alignment;

	Table 28-5 SD Card block read command <sup>[1]</sup>						
Command Index	Туре	Parameter	Type of Reply	Shortened form	Description		
CMD16	ac	[31:0]Block Length	R1	SET_BLOCKLEN	write block length, 512		
CMD17	adtc	[31:0]address of a single block <sup>[1]</sup>	R1	READ_SINGLE_BLOCK	Set the start address of a single read		
CMD18	adtc	[31:0]address of a single block <sup>[1]</sup>	R1	READ_MULTIPLE_BLOCK	Set the start address of a single read		
CMD19	adtc	[31:0]Reserved Bit	R1	SEND_TUNING_BLOCK	Send a 64-byte sequence representing the mode change		
CMD20	ac	[31:28]Reserved Bit [27:0]Speed Control bits	R1b	SPEED_CLASS_CONTROL	speed control class		
CMD22	ac	[31:6]Reserved bit [5:0]extended address	R1	ADDRESS_EXTENSION	SDUCwill be used.		
CMD23	ac	[31:0]block counter	R1	SET_BLOCK_COUNT	block counter		

28.3.2.3 Read command for block transfer

 Table 28-5 SD Card block read command [1]

Note: 1: The erasing address written by the SDHC/SDXC (2GB to 2TB) level cards commonly used at present must be a block address, that is, 512-byte alignment.

## 28.3.2.4 Write command for block transfer

Table 28-6 SD Card block read command <sup>[1]</sup>

Command Index	Туре	Parameter	Type of Reply	Shortened form	Description
CMD16	ac	[31:0]block length	R1	SET_BLOCKLEN	write block length, 512
CMD24	adtc	[31:0]the address of the block <sup>[1]</sup>	R1	WRITE_BLOCK	Set the start address of a single block write
CMD25	adtc	[31:0]Addresses of multiple blocks <sup>[1]</sup>	R1	WRITE_MULTIPLE_BLOCK	Set the start address of multiple blocks write
CMD27	adtc	[31:0]padding bits	R1	PROGRAM_CSD	Programmable word programming for CSD

*Note:* 1: *The erasing address written by the SDHC/SDXC (2GB to 2TB) level cards commonly used at present must be a block address, that is, 512-byte alignment.* 

#### 28.3.3 Response

As a necessary reply from the SDIO device to the host, the response is also transmitted on the CMD line and must be replied within a specified time. The response transmission is high-order first and low-order last. The length of the response and the definition of each bit and each field are determined by the type of response, but all responses start with a fixed 0 start bit, followed by a fixed 0 transmission Direction bit<sup>[1]</sup>. All responses have a stop bit at the end, fixed at  $1^{[1]}$ . There are roughly 7 kinds of responses, SD card supports R1 / R1b / R2 / R3 / R6 / R7, SDIO card also supports R4 / R5, see the format below.

### 28.3.3.1 R1 response

Ordinary response, the total length is 48 bits, with CRC7 check, and the card status field is 32 bits. The format is as follows.

Bit/Field name	Start bit	Transmission	Response index	Card Status	CRC7	End bit
		bit				
Rank/Width	47	46	[45:40] / 6 bits	[39:8] / 32 bits	[7:1] / 7 bits	0
value	0b	0b	Follow CMD Index	Х	Х	1b

### 28.3.3.2 R1b response

The format of R1b is the same as that of R1, but a busy signal can be added after the response, that is, the data line D2 is clamped. The host needs to deal with it after receiving the busy signal (detecting that SDIO D2 is low).

#### 28.3.3.3 R2 response

Responses to specific commands, the total length is 136 bits, the CRC7 check is included in the card status field, and the card status field is 128 bits. The card status field stores the value of the CID register or CSD register. The CID register is generally used as the reply to CMD2/CMD10, and the CSD register is generally used as the reply to CMD9. For the specific meaning of the CID/CSD register, see the section 28.4.2 Device Registers. It should be noted that R2 will only reply to the [127:1] segment of the CID/CSD register. The reserved bit [2] of the CID/CSD [0] fixed to 1 is occupied by the end bit, and the end bit is also fixed to 1. The format is as follows.

	Table 28-8 R2Format							
Bit/Field	Start	Transmission	Command Index	Card status	End Bit			
Name	bit	bit						
Rank/Width	135	134	[133:128] / 6 bits	[127:1] / 127 bits	0			
Value	0b	0b	111111b	CID/CSD	1b			

#### 28.3.3.4 R3 response

Reply to the dedicated response of the OCR register, the total length is 48 bits, and there is no CRC7 check. The OCR register is generally used as a reply to ACMD41. The format is as follows.

Table 28-9 K310fmat								
Bit/Field	Start	Transmission	Command Index	Card Status	Reserve	End bit		
Name	bit	bit						
Rank/Width	47	46	[45:40] / 6 bits	[39:8] / 32 bits	[7:1] / 7 bits	0		

Table 28-9 R3 format

CH32FV2x_V3x Reference Manual 528					http	://wch.cn
Value	0b	0b	111111b	OCR	1111111b	1b

#### 28.3.3.5 R4 response

In response to the response of CMD5, reply to the special response of OCR and related registers, with a total length of 48 bits and a CRC7 check. R4 is used in SDIO card, the format is as follows.

Bit/Field name	rank	width (unit: bit)	value					
Start bit	47	1	0b					
Transmission bit	46	1	0b					
Reserve	[45:40]	6	111111b					
Card ready	39	1	Х					
IO number of functions	[38:36]	3	Х					
Current register	[35]	1	Х					
Padding bits	[34:33]	2	00b					
S18A	32	1	Х					
IO OCR	[31:8]	24	OCR					
CRC check field	[7:1]	7	1111111b					
End bit	0	1	1b					

Table 28-10 R4Format

Note: The format of MMC card R4 is different from SDIO card.

### 28.3.3.6 R5 response

A dedicated response to CMD5, with a total length of 48 bits and a CRC7 checksum. R5 is used in SDIO card, the format is as follows.

Bit/Field	Start	Transmission	Command	Padding	Response	Read and	CRC7	End
Name	Bit	Bit	Index	Bits	Format	Write		Bit
						data		
Rank	47	46	[45:40]	[39:24]	[23:16]	[15:8]	[7:1]	0
width	1	1	6	16	8	8	7	1
Value	0b	0b	110100b	0000h	Х	Х	Х	1b

Table 28-11 R5Format

Note: The format of MMC card R5 is different from SDIO card.

#### 28.3.3.7 R6 response

Reply to the special response of RCA, with a total length of 48 bits and a CRC7 check. The format is as follows.

Bit/Field	Start Bit	Stop Bit	Command	RCA Card	Card Status Bits	CRC7	End Bit
Name			Index				
rank	47	46	[45:40]	[39:24]	[23:8]	[7:1]	0
Width	1	1	6	16	16	7	1
Value	0b	0b	000011b	Х	Х	Х	1b

Table 28-12 R6Format

### 28.3.3.8 R7 response

In response to the dedicated response of CMD8, it indicates the information of the supported voltage, with a total length of 48 bits, with CRC7 check, and the format is as follows.

Bit/Field	Start	Transmission	Command	Reserved	PCIe	PCIe	Accepted	Check	CRC7	End
Name	Bit	Bit	Index	Bit	1V2support	response	Voltage	Feedback	CKC/	Bit
Rank	47	46	[45:40]	[39:22]	21	20	[19:16]	[15:8]	[7:1]	0
Width	1	1	6	18	1	1	4	8	7	1
Value	0b	0b	001000b	00000h	Х	Х	Х	Х	Х	1b

Table 28-13 R7format

## 28.3.4 Data transmission

Data transmission is carried out on the data line SDIO\_D, which has 3 widths of 1/4/8 bits. During data transmission, the start bit of a clock is generally at the front, the high bit of each byte is in the front, and the low bit is in the back. For the block transfer mode only supported by the SD card, the data transfer of each block is followed by a CRC check. The MMC card also supports the data stream transmission mode, which does not come with CRC at this time. The following figure shows the format of data transmission.

Figure 28-9 SD Card single bus data transfer byte format




Figure 28-10 SD Card 4 bus data transfer byte format




Figure 28-11 SD Card single bus data transfer in a 512-bit word format




Figure 28-12 SD Card 4 bus data transfer in a 512-bit word format

起始	位								结束位 /
DAT3	0 b511	b507	b503	b499	•••	b7	b3	CRC	1
DAT2	0 b510	b506	b502	b498		b6	b2	CRC	1
DAT1	0 b509	b505	b501	b497		b5	b1	CRC	1
DAT0	0 b508	b504	b500	b496		b4	b0	CRC	1

## 28.4.1 Device initialization and device registers

### 28.4.1.1 OCR register

28.4 Application

The Operation Conditions Register (Operation Conditions Register) stores some information about the power supply voltage and related status bits of the SD card. The relevant bits are defined in the following table.

Rank	Bit Definition	Description
0-3	Reserved	
4	Reserved	
5	Reserved	
6	Reserved	
7	Reserved for low voltage	
	range	
8	Reserved	
9	Reserved	
10	Reserved	
11	Reserved	
12	Reserved	
13	Reserved	Supported VDD voltage range in volts.
14	Reserved	
15	2.7-2.8	
16	2.8-2.9	
17	2.9-3.0	
18	3.0-3.1	
19	3.1-3.2	
20	3.2-3.3	
21	3.3-3.4	
22	3.4-3.5	
23	3.5-3.6	
24	accept switching to 1.8V	

25-26	Reserve	
27	Over 2TB Support Status	
	Bit	
28	Reserved	
29	UHS-II card status bits	This bit is set to indicate that the card supports the UHS-II interface.
30	Card Capacity Status	This bit is set to indicate that the card capacity is greater than 2GB.
	(CCS)	
31	Card power-on status bit	This bit is set when the card is powered up. After the power is complete,
	(busy)	the other bits have meaning.

### 28.4.1.2 CID register

CID stores some identifying information.

Bit/Field name	Shorthand	Width	Rank
Manufacturer ID	MID	8	[127:120]
App ID	OID	16	[119:104]
Product Name	PNM	40	[103:64]
Product Version	PRV	8	[63:56]
Product Serial Number	PSN	32	[55:24]
Reserved	None	4	[23:20]
Production Date	MDT	12	[19:8]
CRC7	CRC	7	[7:1]
Fixed bit, fixed at 1	None	1	[0]

## Table 28-15 CID The definition of each field of the register

#### 28.4.1.3 CSD register

The CSD register stores the characteristic data of the SD card. Taking the most commonly used SDHC and SDXC cards of the second version of the CSD as an example, the definitions of each field are as follows.

Name	Abbreviation	Width	Value	Read and write	Rank
CSD version	CSD_STRUCTURE	2	01b	RO	[127:126]
Reserved	None	6	00_0000b	RO	[125120
Reading access time	TAAC	8	0Eh	RO	[119:112]
Reading access time in clock cycles	NSAC	8	00h	RO	[111:104]
Maximum data sending speed	TRAN_SPEED	8	32h5Ah0Bh2Bh	RO	[103:96]
Card command class	CCC	12	X1X1101101X1b	RO	[95:84]
Maximum	READ_BL_LEN	4	9	RO	[83:80]

Table 28-16 CSD Meaning of each field of the register

RO [79	9]
RO [73	8]
	_
RO [7'	7]
RO [70	6]
RO [75:	70]
	-
-	-
L	-
RO [40	6]
RO [45:	39]
RO [38:	32]
RO [3	1]
RO [30:	291
L	
RO [28:	26]
RO [25:	22]
RO [2	1]
RO [20:	16]
RO [1:	5]
RW OTP [14	4]
RW OTP [13	3]
	-
RW [12	2]
RO [11:	10]
RO [9:	8]
• RW [7:	1]
RO [0	]
	RO $[69:$ $RO$ $[4']$ $RO$ $[4]$ $RO$ $[3]$ $RO$ $[3]$ $RO$ $[3]$ $RO$ $[2]$ $RW$ $[1]$ $RW$ OTP $[1]$ $RW$ OTP $[1]$ $RW$ $[1]$ $RO$ $[9]$

#### 28.4.1.4 RCA register


The relative card address register stores the address of the card, which is 16 bits, and the default value is 0.

### 28.4.2 Voltage switching

In the later stage of SD card initialization, it is necessary to switch the interface level, and switch the IO level of the clock line, data line and command line of the SD card to the 1.8V level. For devices whose slew rate is not good enough, using a lower-level standard can help increase the frequency. However, the power supply voltage of SD does not necessarily change, and only SD cards with low voltage power supply appear in the newer version of the protocol.

The steps for switching the voltage are shown in the figure below.

Figure28-13 Voltage switching sequence



### 28.4.3 Clock switching

During initialization, the clock of the SD card is only 400KHz. After the voltage switch is completed, the clock can be increased to a higher level. For example, the first speed of the SDHC card UHS-I mode, the bus clock can reach 80MHz. In view of the IO output capability of the microcontroller, the clock should be limited to 50MHz.

## 28.5 Interrupt

#### 28.5.1 SDIO interrupt

SDIO supports a variety of interrupt sources. As shown in the interrupt enable register (R32\_SDIO\_IER), there are 24 situations that can trigger interrupts, and users can enable them as appropriate.

#### 28.5.2 SDIO device outage

28.6 Register description

It should be noted that not only SDIO peripherals can report interrupts to the CPU, but also external SDIO cards and MMC cards can report interrupts to SDIO peripherals. In 4-bit bus mode, the interrupt line is D1, and in 8-bit bus mode, the interrupt line is D7, active low. If SDIO detects that D1 or D7 is low level in the idle state, it should read the status register or interrupt flag register of the SDIO device to respond to the interrupt in time. The CPU can get whether the SDIO host receives an interrupt through R32 SDIO SR: 22 bits.

888888											
Name	Address	Description	Reset Value								
R32_SDIO_PWR	0x40018C00	Power Register	0x00000000								
R32_SDIO_CLK	0x40018C04	Clock Register	0x00000000								
R32_SDIO_ARG	0x40018C08	Command parameter register	0x00000000								
R32_SDIO_CMD	0x40018C0C	Command register	0x00000000								

Table 28-17 SDIO related register	Table	28-17	SDIO	related	registers
-----------------------------------	-------	-------	------	---------	-----------

R32_SDIO_RESI	0x40018C10	Response register	0x00000000
R128_SDIO_RESX	0x40018C14	Response parameter register	0x00000000
R32_SDIO_DTIM	0x40018C24	Data Timing Register	0x00000000
R32_SDIO_TLEN	0x40018C28	Transfer length register	0x00000000
R32_SDIO_DCTLR	0x40018C2C	Data control register	0x00000000
R32_SDIO_DCNT	0x40018C30	Transfer count register	0x00000000
R32_SDIO_SR	0x40018C34	Status register	0x00000000
R32_SDIO_ICR	0x40018C38	Interrupt clear register	0x00000000
R32_SDIO_IER	0x40018C3C	Interrupt Enable Register	0x0000_0000
R32_SDIO_FIFOCNT	0x40018C48	FIFO counter	0x0000_0000
R32_SDIO_FIFO	0x40018C80	FIFO register	0x0000_0000

## 28.6.1 Power register (R32\_SDIO\_PWR)

Offset Address: 0x00

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Reserved											-	-		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved									PWR	RCTL				

Bit	Name	Access	Description	Reset value
[31:2]	Reserved	RO	Reserved	0
			Power Detect Bits:	
			00: Power off, clock stops;	
[1:0]	PWRCTL	RW	01: reserved;	0
			10: reserved power-on state;	
			11: Power-on state, the card clock is turned on;	

## 28.6.2 Clock register (R32\_SDIO\_CLK)

Offset Address: 0x04

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Reserved														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res	HWC E	EDG E	WD	BUS	BYP AS	PSPB	CLK EN				CLK	DIV			

Bit	Name	Access	Description	Reset Value
[31:15]	Reserved	RO	Reserved	0
			Hardware flow control enable bit. After this bit is	
			set, the TXFIFOE and RXFIFOF signals have no	
[14]	HWCE	RW	effect.	0
			0: Disable hardware flow control;	
			1: Enable hardware flow control;	
[12]	EDGE	RW	SDIO_CK phase selection bit.	0
[13]	EDGE	КW	0: SDIO_CK is generated on the rising edge of	0

			HCLK;	
			1: SDIO_CK is produced on the falling edge of	
			HLCK;	
			Always select the width configuration field.	
			00: 1-bit bus mode, use SDIO_D0;	
[12:11]	WDBUS	RW	01: 4-bit bus mode, use SDIO_D[3:0];	0
			10: 8-bit bus mode, use SDIO_D[7:0];	
			11: not used;	
			Clock bypass enable bit.	
[10]	BYPAS	RW	0: SDIO_CK is obtained by dividing the	0
[10]	DITAS	IX W	frequency by the frequency divider;	0
			1: SDIO_CK is directly connected to HCLK/2;	
			Idle clock state configuration bits.	
[9]	FCC	RW	0: SDIO_CK is always output;	0
			1: SDIO_CK is only output when needed;	
			Clock enable bit.	
[8]	CLKEN	RW	0: SDIO_CK output is disabled;	0
			1: SDIO_CK is allowed to output;	
			Clock frequency division coefficient field, this	
			field represents the relationship between	
[7:0]	CLKDIV	RW	SDIO_CK and HCLK.	0
[,.0]		17.11	SDIO_CK=HCLK/(CLKDIV+2). Note that	v
			during initialization, SDIO_CK should be lower	
			than 400KHz.	

*Note: The clock configuration register is used to control SDIO\_CK related parameters. It should be noted that this register cannot be changed during the period of reading and writing data to 7 HCLK cycles.* 

## 28.6.3 Command parameter register (R32\_SDIO\_ARG)

0	ffset A	ddress	: 0x08												
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	CMDARG														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	CMDARG														

Bit	Name	Access	Description	Reset Value
[31:0]	CMDARG	RW	The parameter field of the command. This field stores the parameters in the command, which will be sent to the CMD line as part of the command.	

## 28.6.4 Command register (R32\_SDIO\_CMD)

Offset Adress: 0x0C

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Reserved														

http://wch.cn

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res	ATA	NIE	NEC	SDS	CPSE	WAIT	WAIT I	WA	ITP	-		CMI	DIDX		-

Bit	Name	Access	Description	Reset Value
[31:15]	Reserved	RO	Reserved	0
[14]	ATA	RW	Carry out the CE-ATA command. If this bit is set, CPSM will go to CMD61.	0
[13]	NIE	RW	CE-ATA interrupt set bit is not enabled. If this bit is set, CE-ATA will not generate an interrupt.	0
[12]	NEC	RW	Enables the CMD done signal enable bit. If this bit is set, command completion will be signaled.	0
[11]	SDS	RW	Pause command occurrence bit. If this bit is set, a pause signal will be sent. Applies to SDIO cards only.	
[10]	CPSE	RW	CPSM (Command Channel State Machine) enable bit. If set, CPSM is enabled.	0
[9]	WAIT	RW	Command wait control bit. If this bit is set, the CPSM will wait for the data transfer to complete before sending the command.	
[8]	WAITI	RW	Command wait interrupt control bit. If this bit is set, the CPSM will turn off the timeout control and wait for an interrupt to be generated.	
[7:6]	WAITP	RW	Response type field. This field indicates the type of response the CPSM expects to receive. 00: no response, waiting for the CMDSENT flag; 01: Short response, waiting for CMDREND or CCRCFAIL flag; 10: No response, waiting for the CMDSENT flag; 11: long response, waiting for CMDREND or CCRCFAIL flag;	0
[5:0]	CMDIDX	RW	Command index field. This field indicates the specific command value.	0

# **28.6.5 Response register (R32\_SDIO\_RESI)** Offset Address: 0x10

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Reserved														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved										RI	ESI			

В	Bit	Name	Access	Description	Reset Value
[31	1:6]	Reserved	RO	Reserved	0
[5	:0]	RESI	RO	This field records the index value of the received	000000b

|--|

				response.					
28	.6.6 Respo	onse parameter reg	gister (l	R128_SDIO_RESX)					
28	28.6.6.1 Higher 32 Bits of the response parameter register (R128_SDIO_RESX[127:96])								

0	offset A	ddress	: 0x10		•	•		U		_					
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-			-	-		RI	ESP	-	-	-	-	-	-	-
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							RI	ESP							

# **28.6.6.2** The second highest 32 bits of the response parameter register (R128\_SDIO\_RESX[95:64]) Offset Address: 0x10

Ŭ															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-			-	-	-	RE	ESP	-	-	-	-	-	-	_
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							RE	ESP							

#### **28.6.6.3 The second lower 32 bits of the response parameter register (R128\_SDIO\_RESX[63:32])** Offset Address: 0x10

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							RE	ESP							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							RE	ESP							

#### 28.6.6.4 Lower 32 bits of the response parameter register (R128\_SDIO\_RESX[31:0])

Offset address: 0x10

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							RE	ESP							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							RE	ESP							

Bit	Name	Access	Description	Reset Value
[128:0]	RESP	RO	When the response is a long response, the entire 128 bits represent the card status; when the response is a short response, the lower 32 bits represent the card status. The SDIO peripheral first receives the highest bit of the card state and stores it from the lowest bit of R128_SDIO_RESX.	0

## 28.6.7 Data timing register (R32\_SDIO\_DTIM)

Data Timing Register: 0x24

CH32	FV2x_V	/3x Refe	erence M	anual			5	38						<u>http://</u>	wch.cn
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-			-	-	-	DT	TIM	-	-	-	-	-	-	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-			-	-	-	DI	TIM	-	-	-		-	-	_

Bit	Name	Access	Description	Reset Value
[31:0]	DTIM	RW	Data timeout period. In SDIO_CK cycles.	0

## 28.6.8 Transfer length register (R32\_SDIO\_TLEN)

Offset Register: 0x28

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-		Reserve	ed	-	-		-	-	-	TLEN	-	-	-	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							TL	EN							

Bit	Name	Access	Description	Reset Value
[31:25]	Reserved	RO	Reserved	0
			Transmission data length field. The value of this	
			field is loaded into the transfer counter when a	
			transfer is started. For block transfers, the value	
[24:0]	TLEN	RW	of this field must be an integer multiple of the	0
			block size. The block size is defined by the SDIO	
			device and stored in R32_SDIO_DCTLR[7:4].	
			Common values are 512B, etc.	

## 28.6.9 Data control register (R32\_SDIO\_DCTLR)

Offset Address: 0x2C

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-			-			Rese	rved	-	-	-			-	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Res	erved		SDE N	RWM D	RWS TP	RWS T		BLK	LEN		DMAE N	TMO D	TDIR	TEN

Bit	Name	Access	Description	Reset Value
[31:12]	Reserved	RO	Reserved	0
[11]	SDEN	RW	SDIO enable bit. After this bit is set, the DPSM can operate.	0
[10]	RWMD		Read wait mode. 0: Stop SDIO_CK control read wait; 1: Use SDIO_D2 to control read wait;	0
[9]	RWSTP	RW	Read wait for stop bit. If the RWST bit is set, the read wait will be stopped.	0
[8]	RWST	RW	Read wait for start bit. Setting this bit will	0

			perform a read wait operation.	
[7:4]	BLKLEN	RW	Data block length field. This field stores the length of the data block, and the block transfer length must be defined before using the block transfer. The value that can be written in this field is between 0 and 1110b, which indicates that the block transfer length is 2BLKLEN, that is, between 0 and 16384 bytes.	0
[3]	DMAEN	RW	DMA enable bit. Setting this bit enables DMA.	0
[2]	TMOD	RW	Transmission mode setting bits. Set this bit to set the transfer mode. 0: block transfer; 1: streaming;	0
[1]	TDIR	RW	<ul><li>Transmission direction set bit. Set this bit to set the transfer direction.</li><li>0: controller to card;</li><li>1: stuck to the controller;</li></ul>	0
[0]	TEN	RW	Transmission enable bit. Set this bit to start data transfer. The specific process is, after setting this bit, DPSM enters the process of Wait_S or Wait_R (depending on the transmission direction),	0

## 28.6.10 Transfer count register (R32\_SDIO\_DCNT)

Offset Address: 0x30

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		]	Reserve	d							DCNT				
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							DC	NT							

Bit	Name	Access	Description	Reset Value
[31:25]	Reserved	RO	Reserved	0
[24:0]	DCNT	RO	Transfer data counter field. The value of the transmit length register will be loaded into this counter when a transfer is initiated and decremented as the transfer progresses.	0

## 28.6.11 Status register (R32\_SDIO\_SR)

Offset Address: 0x34

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	_		Reser	rved			-	CEE D	SDIT	RXV A	TXV A	RXE M	TXE M	RXFL	TXF L
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RXH	TXH	RXA	TXAC	CMDA	BCC	NSD	DD	CS	CR	RXO	TUO	DTO	СТО	BCEE	CREE

#### 540

http://wch.cn

E.												
	-	-	or the second se	-	<b>CIT</b>	-	***					
	F	E	CT	T.	CT	E	W					
L	_	_		-		_						

Bit	Name	Access	Description	Reset Value
[31:24]	Reserved	RO	Reserved	0
[23]	CEED	RO	When this bit is set, CMD61 receives the CE-ATA complete signal.	0
[22]	SDIT	RO	When this bit is set, SDIO receives a device interrupt.	0
[21]	RXVA	RO	When this bit is set, receive FIFO data is available.	0
[20]	TXVA	RO	When this bit is set, the data in the transmit FIFO is available.	0
[19]	RXEM	RO	When this bit is set, the receive FIFO is empty.	0
[18]	TXEM	RO	When this bit is set, the transmit FIFO is empty.	0
[17]	RXFL	RO	When this bit is set, the receive FIFO is full.	0
[16]	TXFL	RO	When this bit is set, the transmit FIFO is full.	0
[15]	RXHF	RO	When this bit is set, the receive FIFO is half full.	0
[14]	ТХНЕ	RO	When this bit is set, the transmit FIFO is half empty.	0
[13]	RXACT	RO	When this bit is set, data is being received.	0
[12]	TXACT	RO	When this bit is set, data is being sent.	0
[11]	CMDACT	RO	When this bit is set, a command is being transmitted.	0
[10]	BCCE	RO	When this bit is set, the data block has been sent or received and the CRC check has passed.	0
[9]	NSDW	RO	When this bit is set, no start signal is detected on all data lines in wide bus mode.	0
[8]	DD	RO	When this bit is set, the data transfer is complete (the transfer counter is zero).	0
[7]	CS	RO	When this bit is set, the command has been sent.	0
[6]	CR	RO	When this bit is set, the response has been received and the CRC check is successful.	0
[5]	RXO	RO	When this bit is set, the receive FIFO overflows.	0
[4]	TUO	RO	When this bit is set, the transmit FIFO underflows.	0
[3]	СТО	RO	When this bit is set, the data times out.	0
[2]	СТО	RO	When this bit is set, the command timeout exceeds 64 SDIO_CK cycles.	0
[1]	BCEE	RO	When this bit is set, a data block has been sent or received but the CRC check failed.	0
[0]	CREE	RO	When this bit is set, the response has been received but the CRC check has failed.	0

## 28.6.12 Interrupt clear register (R32\_SDIO\_ICR)

0	ffset A	ddress	: 0x38												
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			Rese	erved				CEED C	SDIT C			Rese	erved		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	F	Reserve	ed	-	BCC EC	NSD WC	DDC	CSC	CRC	RXO C	TUO C	СТОС	CTO C	BCE EC	CREE C

Bit	Name	Access	Description	Reset Value
[31:24]	Reserved	RO	Reserve.	0
[23]	CEEDC	RW	Setting this bit clears the CEED bit in the status register.	0
[22]	SDITC	RW	Setting this bit clears the SDIT bit in the status register.	0
[21:11]	Reserved	RW	Reserve.	0
[10]	BCCEC	RW	Setting this bit clears the BCCE bit in the status register.	0
[9]	NSDWC	RW	Setting this bit clears the NSDW bit in the status register.	0
[8]	DDC	RW	Setting this bit clears the DD bit in the status register.	0
[7]	CSC	RW	Setting this bit clears the CS bit in the status register.	0
[6]	CRC	RW	Setting this bit clears the CR bit in the status register.	0
[5]	RXOC	RW	Setting this bit clears the RXO bit in the status register.	0
[4]	TUOC	RW	Setting this bit clears the TUO bit in the status register.	0
[3]	СТОС	RW	Setting this bit clears the CTO bit in the status register.	0
[2]	СТОС	RW	Setting this bit clears the CTO bit in the status register.	0
[1]	BCEEC	RW	Setting this bit clears the BCEE bit in the status register.	0
[0]	CREEC	RW	Setting this bit clears the CREE bit in the status register.	0

## 28.6.13 Interrupt enable register (R32\_SDIO\_IER)

Offset address: 0x3C

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			Reser	ved				CEEDE	SDIT E	RXVA E	TXVA E	RXE ME	TXE ME	RXFL E	TXFL E

CH32FV2x\_V3x Reference Manual

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RXHF E	TXH EE	RXAC TE	TXACT E	CMDA CTE	BCCE E	NSD WE	DDE	CSE	CRE	RXOE	TUOE	DTOE	CTOE	BCEE E	CREE E

Bit	Name	Access	Description	Reset Value
[31:24]	Reserved	RO	Reserve.	0
[23]	CEEDE	RW	When this bit is set, the status register will generate an interrupt when the CEED bit is set.	0
[22]	SDITE	RW	When this bit is set, the status register will generate an interrupt when the SDIT bit is set.	0
[21]	RXVAE	RW	When this bit is set, the status register will generate an interrupt when the RXVA bit is set.	0
[20]	TXVAE	RW	When this bit is set, the status register will generate an interrupt when the TXVA bit is set.	0
[19]	RXEME	RW	When this bit is set, the status register will generate an interrupt when the RXEM bit is set.	0
[18]	TXEME	RW	When this bit is set, the status register will generate an interrupt when the TXEM bit is set.	0
[17]	RXFLE	RW	When this bit is set, the status register will generate an interrupt when the RXFL bit is set.	0
[16]	TXFLE	RW	When this bit is set, the status register will generate an interrupt when the TXFL bit is set.	0
[15]	RXHFE	RW	When this bit is set, the status register will generate an interrupt when the RXHF bit is set.	0
[14]	TXHEE	RW	When this bit is set, the status register will generate an interrupt when the TXHE bit is set.	0
[13]	RXACTE	RW	When this bit is set, the status register will generate an interrupt when the RXACT bit is set.	0
[12]	TXACTE	RW	When this bit is set, the status register will generate an interrupt when the TXACT bit is set.	0
[11]	CMDACTE	RW	When this bit is set, the status register will generate an interrupt when the CMDACT bit is set.	0
[10]	BCCEE	RW	When this bit is set, the status register will generate an interrupt when the BCCE bit is set.	0
[9]	NSDWE	RW	When this bit is set, the status register will generate an interrupt when the NSDW bit is set.	0
[8]	DDE	RW	When this bit is set, the status register will generate an interrupt when the DD bit is set.	0
[7]	CSE	RW	When this bit is set, the status register will generate an interrupt when the CS bit is set.	0
[6]	CRE	RW	When this bit is set, the status register will generate an interrupt when the CR bit is set.	0
[5]	RXOE	RW	When this bit is set, the status register will generate an interrupt when the RXO bit is set.	0

[4]	TUOE	RW	When this bit is set, the status register will generate an interrupt when the TUO bit is set.	0
[3]	CTOE	RW	When this bit is set, the status register will generate an interrupt when the CTO bit is set.	0
[2]	CTOE	RW	When this bit is set, the status register will generate an interrupt when the CTO bit is set.	0
[1]	BCEEE	RW	When this bit is set, the status register will generate an interrupt when the BCEE bit is set.	0
[0]	CREEE	RW	When this bit is set, the status register will generate an interrupt when the CREE bit is set.	0

## 28.6.14 FIFO count register (R32\_SDIO\_FIFOCNT)

Offset address: 0x48

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	FIFOCNT														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	FIFOCNT														

Bit	Name	Access	Description	Reset Value
[31:0]	FIFOCNT	RO	The FIFO contains the number of words (32 bits) that have not been written to or read from the FIFO. When setting R32_SDIO_DCTLR:R32_SDIO_DCTLR, if the DPSM is idle, the FIFO counter will load the transfer length value from R32_SDIO_TLEN, if this value is not divisible by 4, the last 1 to 3 bytes will be treated as a word.	0

# 28.6.15 FIFO (R32\_SDIO\_FIFO)

Offset address: 0x80

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	FIFO														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	FIFO														

Bit	Name	Access	Description	Reset Value
			FIFO data field. This field is the data of the FIFO. Reading and writing this field will read the	
[31:0]	FIFO		received data or send the pending data. The SDIO	
			FIFO has a total of 32 words (one word is 32	
			bits).	


#### The module description in this chapter applies to the full range of CH32F2x and CH32V3x microcontrollers

Random number generator (RNG), based on continuous analog noise, provides 32-bit random numbers when the host reads data

## 29.1 Main features

- Can generate 32bit random numbers
- Error management is possible
- Can be disabled individually to reduce power consumption





## **29.2 Functional description**

The random transmitter is implemented using an analog circuit that generates a seed for a linear feedback shift register (RNG\_LFSR) for generating 32-bit random numbers. RNG\_LFSR provides clock information at a constant frequency by a dedicated clock (PLL48CLK), so the quality of random numbers is related to the HCLK clock. When a large number of seeds are introduced into RNG\_LFSR, the content of RNG\_LFSR will be transferred to the data register (RNG\_DR).

#### 29.2.1 RNG operations

The specific operation steps of RNG are as follows:

- 1) If the interrupt is enabled, by setting the IE bit in the RNG\_CR register (the interrupt is generated when a random number is ready or an error occurs).
- 2) Random number generation is enabled by configuring the RNGEN bit of the RNG\_CR register, while the analog section, RNG\_LFSR and error detector are activated.
- 3) If the interrupt is enabled, every time an interrupt is generated, the SEIS and CEIS bits in the RNG\_SR register are 0 to confirm that no error occurs and that DRDY is 1 to confirm that the random number is ready. The contents of the RNG DR register can then be read.

#### **29.2.2 Error management**

RNG errors include clock errors and seed errors. When a clock error occurs, the RNG can no longer generate random numbers. At this time, it is necessary to check whether the clock controller is configured correctly and whether the RNG clock can be provided, and then clear the CEIS bit. When the CECS bit is 0, the RNG can work normally. When a clock error occurs, it has no effect on the last random number and can be used normally. When a seed error occurs, the value in the RNG\_DR register cannot use the random number at this time. If the RNG is to be reused, the SEIS bit needs to be cleared first, then the RNGEN bit is cleared and set to 1, and the RNG is reinitialized and restarted.

## 29.3 Register description

Table 29-1 OPA related registers	
----------------------------------	--

Name	Address	Description	Reset value
R32_RNG_CR	0x40023C00	RNG Control Register	0x00000000
R32_RNG_SR	0x40023C04	RNG Status Register	0x00000000
R32_RNG_DR	0x40023C08	RNG data register	0x00000000

#### 29.3.1 RNG control register (RNG\_CR)

Offset Address: 0x00

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Reserved														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved									IE	RNG EN	Rese	erved			

Bit	Name	Access	Description	Reset value				
[31:4]	Reserved	RO	Reserved	0				
			Interrupt Enable Control					
3	IE	RW	0: Disable RNG interrupt					
			1: Enable RNG interrupt					
			Random Number Generator Enable					
2	RNGEN	RW	0: Disable random number generator	0				
			1: Enable random number generator					
[1:0]	Reserved	RW	Reserved	0				

#### 29.3.2 RNG status register (RNG\_SR)

Offset address: 0x04

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Reserved														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			F	Reserve	d				SEIS	CEIS			SECS	CECS	DRD Y

Bit	Name	Access	Description	Reset Value
[31:7]	Reserved	RO	Reserved	0
6	SEIS	RW	<ul> <li>Seed error interrupt status (this bit is set at the same time as SECS)</li> <li>0: No inverted error sequence detected</li> <li>1: One of the following error sequences was detected: <ul> <li>more than 64 identical consecutive bits;</li> <li>more than 32 consecutive alternating 0s and 1s;</li> </ul> </li> </ul>	0
5	CEIS	RW	Clock Error Interrupt Status (this bit is set at the same time as CECS) 0: PLL48CLK clock detected correctly 1: PLL48CLK clock not detected correctly	0
[4:3]	MODE4	RW	Reserved	0
2	SECS	RO	<ul> <li>Seed Error Current Status</li> <li>0: No error sequence detected</li> <li>1: One of the following error sequences was detected: <ul> <li>more than 64 identical consecutive bits;</li> <li>more than 32 consecutive alternating 0s and 1s;</li> </ul> </li> </ul>	0
1	CECS	RO	Clock Error Current Status 0: PLL48CLK clock detected correctly 1: PLL48CLK clock not detected correctly	0
0	DRDY	RO	Data ready (after reading the RNG_DR register, this bit is cleared to 0) 0: RNG_DR register is invalid, this random number is not available 1: RNG_DR register is valid, this random number is available	0

# 29.3.3 RNG status register (RNG\_DR)

Offset address: 0x08

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Reser	rved	-	-	-	-	-		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved														

Bit	Name	Access	Description	Reset Value
[31:0]	RNDATA	RO	32-bit random number	0

## **Chapter 30 Operational amplifier (OPA)**

# The module description in this chapter applies to the full range of CH32F2x, CH32V2x and CH32V3xmicrocontrollers

The Operational Amplifier Module (OPA) contains 4 independently configurable operational amplifiers. The input and output of each op amp are. It is connected to the I/O port, and the input pin can be selected, and the output pin can be optionally configured to the general I/O port or multiplexed as the I/O of the ADC sampling channel.

## **30.1 Main features**

- Input pin selectable
- The output pin can select general I/O port or ADC sampling channel

## **30.2 Functional description**

Set OPAx\_EN to enable the corresponding OPAx, configure OPAx\_MODE to select the output channel of OPAx as ADC sampling channel or ordinary I/O port, configure OPAx\_PSEL, select the positive input pin of OPAx, configure OPAx\_NSEL, select OPAx the negative input pin.

Note: For the detailed input and output pins of each OPA, please refer to the pin description in the data sheet.

## **30.3 Register description**

		8	
Name	Address	Description	Reset value
R32_OPA_CTLR	0x40023804	OPA control register	0x00000000

Table 30-1 OPA related registers

### 30.3.1 OPA control register (OPA\_CTLR)

Offset Address: 0x00

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PSEL 4	NSEL 4	MOD E4	EN4	PSEL 3	NSEL 3	MOD E3	EN3	PSEL 2	NSEL 2	MOD E2	EN2	PSEL 1	NSEL 1	MOD E1	EN1

Bit	Name	Access	Description	Reset Value
[31:16]	Reserved	RO	Reserved	0
15	PSEL4	RW	OPA4 Positive input selection 0: CHP0 1: CHP1 <i>Note: Applied for CH32F20x_D8, CH32F20x_D8C,</i>	0

			CH32V30x_D8 and CH32V30x_D8C.	
			OPA4 Negative input selection	
			0: CHN0	
14	NSEL4	RW	1: CHN1.	0
			Note: Applied for CH32F20x D8, CH32F20x D8C,	
			CH32V30x D8 and CH32V30x D8C.	
			OPA4 Output channel selection	
			0: The output channel is the ADC sampling channel	
13	MODE4	RW	1: The output channel is an I/O port	0
10			Note: Applied for CH32F20x D8, CH32F20x D8C,	0
			CH32V30x D8 and CH32V30x D8C.	
			OPA4 enable	
			0: Disable OPA4	
12	EN4	RW	1: Enable OPA4	0
			Note: Applied for CH32F20x D8, CH32F20x D8C,	0
			<i>CH32V30x D8 and CH32V30x D8C.</i>	
			OPA3 positive input selection	
			0: CHP0	
11	PSEL3	RW	1: CHP1	0
			Note: Applied for CH32F20x D8, CH32F20x D8C,	Ū
			<i>CH32V30x D8 and CH32V30x D8C.</i>	
			OPA3 negative input selection	
			0: CHN0	
10	NSEL3	RW	1: CHN1	0
10		10.11	Note: Applied for CH32F20x D8, CH32F20x D8C,	Ū
			<i>CH32V30x D8 and CH32V30x D8C.</i>	
			OPA3 output channel selection	
			0: The output channel is the ADC sampling channel	
9	MODE3	RW	1: The output channel is I/O	0
-	_		Note: Applied for CH32F20x D8, CH32F20x D8C,	
			<i>CH32V30x D8 and CH32V30x D8C.</i>	
			OPA3 enable	
			0: Disable OPA3	
8	EN3	RW	1: Enable OPA3	0
-			Note: Applied for CH32F20x D8, CH32F20x D8C,	
			<i>CH32V30x D8 and CH32V30x D8C.</i>	
			OPA2 positive input selection	
7	PSEL2	RW	0: CHP0	0
			1: CHP1	
			OPA2 negative input selection	
6	NSEL2	RW	0: CHN0	0
-			1: CHN1	-
			OPA2 output channel selection	
5	MODE2	RW	0: The output channel is the ADC sampling channel	0
			1: The output channel is I/O	
4	EN2	RW	OPA2 enable	0

			0: Disable OPA2	
			1: Enable OPA2	
			OPA1 positive input selection	
3	PSEL1	RW	0: CHP0	0
			1: CHP1	
			OPA1 negative input selection	
2	NSEL1	RW	0: CHN0	0
			1: CHN1	
			OPA1 output channel selection	
1	MODE1	RW	0: The output channel is the ADC sampling channel	0
			1: The output channel is I/O	
			OPA1 enable	
0	EN1	RW	0: Disable OPA1	0
			1: Enable OPA1	

## **Chapter 31 Electronic signature (ESIG)**

# The module description in this chapter applies to the full range of CH32F2x, CH32V2x and CH32V3x microcontrollers.

The electronic signature contains chip identification information: The capacity of the flash memory area and the unique identification. It is programmed into the system storage area of the memory module by the manufacturer at the factory, and can be read by SWD (SDI) or application code.

#### **31.1 Functional description**

Flash memory area capacity: Indicates the available size of the current chip user application program.

Unique ID: 96-bit binary code, unique to any microcontroller; users can only read and access but cannot modify it. This unique identification information can be used as the security password, encryption key, product serial number, etc. of the microcontroller (product) to improve the system security mechanism or indicate identity information.

Users of the above content can conduct read access according to 8/16/32 bits.

## **31.2 Register description**

Table 31-1	ESIG related registers	S

Name	Access Address	Description	Reset value
R16_ESIG_FLACAP	0x1FFFF7E0	Flash capacity register	0xXXXX
R32_ESIG_UNIID1	0x1FFFF7E8	UID register 1	0xXXXXXXXX
R32_ESIG_UNIID2	0x1FFFF7EC	UID register 2	0xXXXXXXXX
R32_ESIG_UNIID3	0x1FFFF7F0	UID register 3	0xXXXXXXXX

#### 31.2.1 Flash memory capacity register (ESIG\_FLACAP)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							FLACA	AP[15:0	)]						

Bit	Name	Access	Description	Reset Value
[15:0]	FLASHSIZE	<b>R()</b>	Flash memory capacity in unit of Kbyte Example: 0x0080 = 128 K bytes	Х

#### **31.2.2 UID register (ESIG\_UNIID1)**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							U_ID	[31:16]							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							U_ID	<b>0</b> [15:0]							

	Bit	Name	Access	Description	Reset Value
ſ	[31:0]	U_ID	RO	0-31 bits of UID	Х

## 31.2.3 UID register (ESIG\_UNIID2)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	U_ID[63:48]														
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1											0				
	U ID[47:32]														

Bit	Name	Access	Descriptor	Reset Value
[31:0]	U_ID	RO	32 -63 bits of UID	Х

## 31.2.4 UID register (ESIG\_UNIID3)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	U_ID[95:80]														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	U_ID[79:64]														

Bit	Name	Access	Descriptor	Reset Value
[31:0]	U_ID	RO	64 -95 bits of UID	Х

## Chapter 32 Flash memory and user select word

The module description in this chapter applies to the full range of CH32F2X, CH32V2X and CH32V3X microcontrollers.

#### 32.1 Flash memory organization

The internal flash memory organization structure of the chip is as follows (taking xVCT6 as an example):

Block	Name	Address Range	Size(byte)
	Page 0	0x08000000 - 0x080000FF	256
	Page 1	0x08000100 - 0x080001FF	256
	Page 2	0x08000200 - 0x080002FF	256
	Page 3	0x08000300 - 0x080003FF	256
Main	Page 4	0x08000400 - 0x080004FF	256
memory	Page 5	0x08000500 - 0x080005FF	256
	Page 6	0x08000600 - 0x080006FF	256
	Page 7	0x08000700 - 0x080007FF	256
	•••		
	Page 1919	0x08077EFF - 0x08077FFF	256
Information block	System boot loader storage	0x1FFF8000 – 0x1FFFEFFF	28K
DIOCK	User selection word	0x1FFFF800 – 0x1FFFF87F	128

Table 32-1 Flash memory organization structure

Note:

- The main memory area is used for the user's application program storage, and the write protection is divided in unit of 4K bytes (32 pages). Except for the locked "Vendor Configuration Word" area before delivery which is inaccessible to users, other areas can be operated by users under certain conditions.
- 2) When the system clock frequency exceeds 100MHz and the FLASH is operated, note:

When performing read/write operation on non-zero wait area FLASH, zero wait area FLASH and user word, and read operation on manufacturer configuration word and Boot area, the following operations are needed. First, divide HCLK by 2, and then resume it after the FLASH operation is completed, to ensure that the frequency is lower than 100Mhz during FLASH operation. For specific operation, please refer to the relevant FLASH operation routines.

### 32.2 Flash memory programming and safety

#### **32.2.1** Two program / erase methods

• Standard programming: This method is the default programming method (compatible method). In this mode, the CPU executes programming in a single 2-byte manner, and executes erasure and entire chip erasure operations in a single 4K byte

• Fast programming: The page operation mode (recommended) is used for this method. After unlocking in a specific sequence, a single 256-byte programming and 256-byte erasing are performed, 32K-byte erasing, 64K-byte erasing and whole chip erasure are performed.

#### **32.2.2** Security-preventing against Illegal access (read, write and erase)

- Page write protection
- Read protection

Under the read protection state:

- 1) The main memory pages 0-15 (4K bytes) are automatically write-protected and are not controlled by the FLASH\_WPR register; when the read protection status is released, all main memory pages will be controlled by the FLASH\_WPR register.
- 2) The main memory cannot be erased or programmed in the system boot code area, SWD or SDI mode, and RAM area, except for the entire chip erasure. User-selected word area can be erased or programmed. If you try to release the read protection (program user word), the chip will automatically erase the entire user area

*Note: When programming/erasing operations of flash memory are made, the internal RC oscillator (HSI) must be switched on.* 

### 32.3 Flash enhanced read mode

The FLASH enhanced read mode is suitable for the user program running in FLASH (the user code space exceeds the CODE size space configured by the user-selected SRAM\_CODE\_MODE [1:0] bits). Turning on this mode can improve the FLASH access efficiency. To enable this mode, set the ENHANCE\_MOD bit in the FLASH\_CTLR register to 1. To disable this mode, you must first clear the ENHANCE\_MOD bit to 0, and then set RSEN\_ACT to 1. At the same time, the access clock frequency can be selected by configuring the SCK\_MOD bit of the FLASH\_CTLR register.

Note: When using FLASH Enhanced Read Mode, the following points should be noted:

- 1) Before performing any mode of erasing or programming on FLASH (including unlocking user word programming such as read protection), you must exit the enhanced read mode, otherwise the erasing and programming operations will fail;
- 2) Before entering the stop mode, you must exit the enhanced read mode, otherwise it may cause an abnormal stop mode;
- 3) After power reset and system reset, the chip is controlled by hardware to automatically exit the enhanced read mode.

## 32.4 Register description

Name	Access address	Description	Reset value								
R32_FLASH_KEYR	0x40022004	FPEC Key register	Х								
R32_FLASH_OBKEYR	0x40022008	OBKEY register	Х								
R32_FLASH_STATR	0x4002200C	Status register	0x00000000								
R32_FLASH_CTLR	0x40022010	Control register	0x00000080								
R32_FLASH_ADDR	0x40022014	Address register	0x00000000								
R32_FLASH_OBR	0x4002201C	Selection word register	0x03FFFFFC								

Table 32-2 FLASH related registers

R32_FLASH_WPR	0x40022020	Write protection register	0xFFFFFFF
R32_FLASH_MODEKEYR	0x40022024	Extension key register	Х

## 32.4.1 FPEC Key register (FLASH\_KEYR)

Offset address: 0x04

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	KEYR[31:16]														
15	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0												0		
	KEYR[15:0]														

Bit		Name	Access	Description	Reset Value
[31:0	)]	KEYR	WO	FPEC key, the unlock key used to enter FPEC includes: RDPRT key = 0x000000A5; KEY1 = 0x45670123; KEY2 = 0xCDEF89AB。	Х

## 32.4.2 OBKEY register (FLASH\_OBKEYR)

Offset address: 0x08

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	OBKEYR[31:16]														
15	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0												0		
	OBKEYR[15:0]														

Bit	Name	Access	Description	Reset value
[31:0]	OBKEYR	WO	Selection word key; used to input the selection word key to release OPTWRE.	Х

## 32.4.3 Status register (FLASH\_STATR)

Offset address: 0x0C

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Reserved														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved								ENHAN CE_MO D_STA	Reser ved	EOP	WRP RT ERR	Reser ved	Reser ved	WR BSY	BSY

Bit	Name	Access	Description	Reset value
[31:8]	Reserved	RO	Reserved	0

7	ENHANCE_MOD_ STA	R0	<ul><li>Whether the FLASH Enhanced Read Mode is enabled or not:</li><li>1: FLASH enhanced read mode is enabled</li><li>0: FLASH enhanced read mode is off</li></ul>	0
6	Reserved	RO	Reserved	0
5	ЕОР	RW1	End of the operation; write 1 to clear it. The bit is set by hardware every time it is successfully erased or programmed.	0
4	WRPRTERR	RW1	Write protection error; write 1 to clear it. The bit is set by hardware when the write protection address is programmed.	0
3	Reserved	RO	Reserved.	0
2	Reserved	RO	Reserved	0
1	WR_BSY	RO	This bit is used during fast page programming to indicate that programming data is being written. During page programming, when writing data, this bit is set to '1', and the hardware is automatically cleared to '0'; if this bit is '0', it means that the next data is allowed to be written.	0
0	BSY	RO	Busy state: 1: Flash memory operation is in the process; 0: Operation completion or error generation.	0

Note: When performing the programming operation, you need to make sure that the STRT bit of the FLASH\_CTLR register is set to 0.

## 32.4.4 Configuration register (FLASH\_CTLR)

Offset Address: 0x10

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
						SCK_ MOD	ENH ANC E_M OD	Reser ved	RSE N_A CT	PG_ST ART	Reser ved	BER 64	BER3 2	PAGE _ER	PAGE _PG
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
FLO CK	Rese	erved	EOPI E	Reser ved	ERRI E	OBW RE	Reser ved	LOC K	STR T	OBER	OBP G	Reser ved	MER	SER	PG

Bit	Name	Access	Description	Reset Value
[31:26]	Reserved	RO	Reserved	0
25	SCK_MOD	RW	<ul> <li>FLASH access clock configuration:</li> <li>1: FLASH access clock frequency = system clock (SYSCLK);</li> <li>0: FLASH access clock frequency = half of the system clock (SYSCLK/2);</li> <li><i>Note: FLASH access clock frequency cannot be more than 72 MHz.</i></li> </ul>	0
24	ENHANCE_MOD	RW	FLASH Enhanced Read Mode: This mode can improve access efficiency	0

			when the program runs in FLASH.	
			1: Enable FLASH enhanced read mode;	
			0: Turn off the FLASH enhanced read mode,	
			which needs to be operated together with the	
			RSEN_ACT bit. To exit, first clear the	
			ENHANCE_MOD bit to 0, and then set	
			RSEN_ACT to 1.	
23	Reserved	RO	Reserved	0
			To exit the enhanced read mode, the	
			hardware will automatically clear it.	
22	RSEN ACT	WO	It needs to be operated together with the	0
22			ENHANCE_MOD bit.	0
			To exit, first clear the ENHANCE_MOD bit	
			to 0, and then set RSEN_ACT to 1.	
			Start.	
21	PG_START	RW0	Set to 1 to start a page programming, which	0
			is automatically cleared by hardware.	
20	Reserved	R0	Reserved	0
19	BER64	RW	Perform a 64KB erase.	0
18	BER32	RW	Perform a 32KB erase.	0
17	PAGE ER	RW	Perform a fast page (256Byte) erase	0
17	TAGE_EK	IX VV	operation.	0
16	PAGE_PG	RW	Perform a fast page programming operation.	0
			Fast programming lock.	
			Only '1' can be written. When this bit is '1',	
			it means that the fast programming/erasure	
15	FLOCK	RW1	mode is not available. After detecting the	1
			correct unlock sequence, the hardware will	
			clear this bit to '0'. Set 1 by software, and	
			relock it	
[14:13]	Reserved	RO	Reserved	0
			Operation completion interrupt control (EOP	
12	EODIE	DW	is set in the FLASH_STATR register)	0
12	EOPIE	RW	1: Enable to generate interrupt;	0
			0: Disable to generate interrupt.	
11	Reserved	RO	Reserved	0
			Error status interrupt control	
			(PGERR/WRPRTERR is set in the	
10	ERRIE	RW	FLASH_STATR register):	0
			1: Enable to generate interrupt;	
			0: Disable to generate interrupt.	
			User selection word lock; clear it by the	
_			software:	
9	OBWRE	RW0	1: Indicates that the user-selected word can	0
			be programmed. It needs to be set by	
	1	1	1.0	

			hardware after the correct sequence is	
			written in the FLASH_OBKEYR register.	
			0: Re-lock the user-selected word after	
			clearing by software.	
8	Reserved	RO	Reserved	0
			Lock. Only '1' can be written. When this bit	
			is '1', it means that FPEC and	
			FLASH_CTLR are locked and cannot be	
7	LOCK	RW1	written. After detecting the correct unlock	1
,	LOCK	1	sequence, the hardware will clear this bit to '0'.	1
			After an unsuccessful unlock operation, this	
			bit will not change until the next system	
			reset	
			Start. Set to 1 to start an erasure or	
6	STRT	RW1	programming action, and the hardware will	0
Ū	5 TKI	it wit	automatically clear it to 0 (BSY becomes	Ũ
			·1').	
5	OBER	RW	Execute the user selection word erasure	0
4	OBPG	RW	Execute the user selection word	0
			programming	Ŭ
3	Reserved	RO	Reserved	0
2	MER	RW	Execute the whole erasure operation (erasing	0
		10.00	the whole user area).	v
1	PER	RW	Execute the standard page (1 KB) erasure	0
			operation.	
0	PG	RW	Execute the standard programming	0
Ľ			operation.	Ŭ

## 32.4.5 Address register (FLASH\_ADDR)

Offset Address: 0x14

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ADDR[31:16]														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ADDR[15:0]														

Bit	Name	Access	Description	Reset Value
[31:0]	ADDR	WO	The flash memory address is the programming address when programming, and the erasing start address when erasing. When the BSY bit in the FLASH_SR register is '1', this register cannot be written.	0

## 32.4.6 Selection word register (FLASH\_OBR)

(	Offset a	ddress	: 0x1C												
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Reserved														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved						ER erved	POR CTR	USB D PU	USB D MOD E	STAN DY RST	STOP RST	IW DG SW	RDP RT	OBE RR	

Bit		Name	Access	Description	Reset Value
[31:10]	R	Reserved	RO	Reserved	0
[9:8]	USER Reserved		RO	00: CODE-192KB + RAM-128KB 01: CODE-224KB + RAM-96KB 10: CODE-256KB + RAM-64KB 11: CODE-288KB + RAM-32KB <i>Note: Applied for CH32V303RC,</i> <i>CH32V303VC, CH32V307RC, CH32V307WC,</i> <i>CH32V307VC, CH32F203RC, CH32F203VC</i> <i>and CH32F207VC.</i> 00: CODE-128KB + RAM-64KB 01: CODE-128KB + RAM-64KB 1x: CODE-144KB + RAM-48KB 1x: CODE-160KB + RAM-32KB <i>Note: Applied for CH32V20x_D8W,</i> <i>CH32V20x_D8 and CH32F20x_D8W.</i>	Х
[7:5]		Reserved	RO	Reserved	Х
4		STANDY_ RST	RO	System reset control under the standby mode.	Х
3		STOP_RST	RO	System reset control under the stop mode.	Х
2		IWDG_SW	RO	Independent watchdog (IWDG) hardware enable bit.	1
1	]	RDPRT		Read protection status. 1: Current read protection of flash memory is valid.	1
0	(	OBERR	RO	Selection word error. 1: Selection word does not match its inverted code.	0

Note: USER and RDPRT are loaded from the user-selected word area after system reset.

#### **32.4.7 Write protection register (FLASH\_WPR)** Offset address: 0x20

(	Offset a	ddress	: 0x20												
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	WPR[31:16]														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							WPR	[15:0]							

Bit	Name	Access	Description	Reset Value
[31:0]	WPR	RO	<ul><li>Flash memory write protection status.</li><li>1: Write protection failure;</li><li>0: Valid write protection.</li><li>Each bit represents 4K bytes (16 pages) to store the write protection status.</li></ul>	Х

Note: WPR is loaded from the user-selected word area after system reset.

## 32.4.8 Extension Key register (FLASH\_MODEKEYR)

(	Offset Address: 0x24														
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	MODEKEYR[31:16]														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	MODEKEYR[15:0]														

Bi	t	Name	Access	Description	Reset value
[31:	0]	MODEKEYR	WO	Input the following sequence to unlock the fast programming/erasure mode: KEY1 = 0x45670123; KEY2 = 0xCDEF89AB.	Х

## 32.5 Flash memory operation process flow

#### 32.5.1 Read operation

Direct addressing is in the general address space, and the user can access the content of the flash memory module and get the corresponding data through any read operation of 8/16/32-bit data.

## 32.5.2 Flash memory unlock

After the system is reset, the flash memory controller (FPEC) and FLASH\_CTLR register will be locked and cannot be accessed. The flash memory controller module can be unlocked by writing the sequence to the FLASH\_KEYR register.

Unlocking sequence:

- 1) Write KEY1 = 0x45670123 to the FLASH\_KEYR register (the first step must be KEY1);
- 2) Write KEY2 = 0xCDEF89AB to the FLASH\_KEYR register (the second step must be KEY2).

The above operations must be performed sequentially and continuously. Otherwise, it is an error operation, which will lock the FPEC module and FLASH\_CTLR register and generate a bus error until the next system reset.


The flash memory controller (FPEC) and the FLASH\_CTLR register can be locked again by setting the "LOCK" bit of the FLASH\_CTLR register to 1.

#### 32.5.3 Main memory standard programming

You can write 2 bytes each time through the standard programming. When the PG bit of the FLASH\_CTLR register is '1', a programming will be started every time a halfword (2 bytes) is written to the flash memory address. When any non-halfword data is written, FPEC will generate a bus error. During the programming process, the BSY bit is '1'. After the programming is completed, the BSY bit is '0' and the EOP bit is '1'.

Note: When the BSY bit is '1', writing to any register will be disabled.





- 1) Check the FLASH\_CTLR register LOCK. If it is 1, you need to perform the "Release Flash Memory Lock" operation.
- 2) Set the PG bit of the FLASH CTLR register to '1' to enable the standard programming mode.
- 3) Write the half word to be programmed to the designated flash memory address (even address).
- 4) When the BYS bit changes to '0' or the EOP bit of the FLASH\_STATR register to be '1', it indicates the end of programming. Clear the EOP bit to 0.
- 5) Check the FLASH\_STATR register to see if there is an error, or read the programming address data for verification.
- 6) To continue programming, you can repeat steps 3-5, end programming and clear the PG bit to 0.

#### 32.5.4 Main memory standard erase

The flash memory can be erased in the standard pages (4K bytes) or in whole chips.




Figure 32-2 FLASH Page Erasure

- 1) Check the FLASH\_CTLR register LOCK bit. If it is 1, you need to perform the "Release Flash Memory Lock" operation.
- 2) Set the PEG bit in the FLASH\_CTLR register to '1' to enable the standard page erasure mode.
- 3) Write the page heading address of the page to be erased to the FLASH\_ADDR register.
- 4) Set the STAT bit in the FLASH\_CTLR register to '1' to start an erase action.
- 5) When the BYS bit changes to '0' or the EOP bit in the FLASH\_STATR register to be '1', it indicates the end of erasure. Clear the EOP bit to 0.
- 6) Read the page of erasure page for verification.
- 7) To erase the standard page continuously, you can repeat steps 3-5 to end erasing and clear the PEG bit to 0.

*Note: After erasing is successful, word read - 0xe339e339, half word read - 0xe339, even address byte read - 0x39, odd address read 0xe3.* 




Figure 32-3 FLASH Full chip erase

- 1) Check the FLASH\_CTLR register LOCK bit. If it is 1, you need to perform the "Release Flash Memory Lock" operation.
- 2) Set the MEG bit in the FLASH\_CTLR register to '1' to enable the whole chip erasure mode.
- 3) Set the STAT bit in the FLASH\_CTLR register to '1' to start an erasure action.
- 4) When the BYS bit changes to '0' or the EOP bit in the FLASH\_STATR register to be '1', it indicates the end of erasure. Clear the EOP bit to 0.
- 5) Read the data of the erasure page for verification.
- 6) Clear the MER bit to 0.

#### 32.5.5 Fast programming mode unlock

The quick programming mode operation can be unlocked by writing the sequence to the FLASH\_MODEKEYR register. After unlocking, the FLOCK bit of the FLASH\_CTLR register will be cleared to 0, indicating that quick erasure and programming operations can be made. Set 1 by the software through the "FLOCK" bit of FLASH CTLR register.

Unlocking Sequence:

- 1) Write KEY1 = 0x45670123 to the FLASH\_MODEKEYR register;
- 2) Write KEY2 = 0xCDEF89AB to the FLASH\_MODEKEYR register.

The above operations must be continuously made in sequence. Otherwise, it will be locked in case of wrong operation, and will be re-unlocked until the next system reset.

Note: For the quick programming operation, it needs to release the 2 layers of "LOCK" and "FLOCK".

#### 32.5.6 Main memory fast programming

The fast programming (128 bytes) is made according to the page.

- 1) Check the LOCK bit in the FLASH\_CTLR register, if it is '1', you need to perform the "Release Flash memory lock" operation.
- 2) Check the FLOCK bit in the FLASH\_CTLR register, if it is '1', you need to perform the "fast programming mode unlock" operation.
- 3) Check the BSY bit in the FLASH\_STATR register to confirm that there are no other programming operations in progress.
- 4) Set the PAGE\_PG bit in the FLASH\_CTLR register to '1' to enable fast page programming mode.
- 5) Use 32-bit mode to write data to the FLASH address, for example

\*(uint32\_t\*)0x8000000 = 0x12345678;

- 6) Wait for the WR\_BSY of the FLASH\_STATR register to be '0' and write the next data.
- 7) Repeat steps 5-6 a total of 64 times.
- 8) Set the PG\_START bit of the FLASH\_CTLR register to '1' to start fast page programming.
- 9) Wait for the BSY bit to become '0' or the EOP bit of the FLASH\_STATR register to be '1' to indicate that a fast page programming is completed, and clear the EOP bit to 0.
- 10) Query the FLASH\_STATR register to see if there is an error, or read the programming address data for verification.
- 11) To continue fast page programming, steps 5-10 can be repeated, and the PAGE\_PG bit will be cleared to 0 when the programming ends.

#### 32.5.7 Main memory fast erasure

Quick erasure is also performed according to the pages (256 bytes).

- 1) Check the LOCK bit of the FLASH\_CTLR register, if it is 1, you need to perform the "Release Flash Memory" operation.
- 2) Check the FLOCK bit of the FLASH\_CTLR register, if it is 1, you need to perform the "fast programming mode unlock" operation.
- 3) Check the BSY bit of the FLASH\_STATR register to confirm that there are no other programming operations in progress.
- 4) Set the PAGE\_ER bit of the FLASH\_CTLR register to '1' to enable the fast page erase (256 bytes) mode function.
- 5) Write the first address of the fast erase page to the FLASH\_ADDR register.
- 6) Set the STAT bit of the FLASH\_CTLR register to '1' to start a fast page erase (256 bytes) action.
- 7) Wait for the BSY bit to become '0' or the EOP bit of the FLASH\_STATR register to be '1' to indicate the end of erasing, and clear the EOP bit to 0.
- 8) Query the FLASH\_STATR register to see if there is an error, or read and erase the page address data verification.
- 9) To continue the fast page erasing, you can repeat steps 5-8, and clear the PAGE\_ER bit to 0 when the erasing ends.

*Note: After erasing is successful, word read - 0xe339e339, half word read - 0xe339, even address byte read - 0x39, odd address read 0xe3.* 

Fast Erase erases in blocks (32K bytes).

- 1) Check the LOCK bit of the FLASH\_CTLR register, if it is 1, you need to perform the "unlock the flash memory" operation.
- 2) Check the FLOCK bit of the FLASH\_CTLR register, if it is 1, you need to perform the "fast programming mode unlock" operation.
- 3) Check the BSY bit of the FLASH\_STATR register to confirm that there are no other programming operations in progress.
- 4) Set the BER32 bit of the FLASH\_CTLR register to '1' to enable the fast block erase (32K bytes) mode function.
- 5) Write the first address of the flash erase block to the FLASH\_ADDR register.
- 6) Set the STAT bit of the FLASH\_CTLR register to '1' to start a fast block erase (32K bytes) action.
- 7) Wait for the BYS bit to become '0' or the EOP bit of the FLASH\_STATR register to be '1' to indicate the end of erasing, and clear the EOP bit to 0.
- 8) Query the FLASH\_STATR register to see if there is an error, or read and erase the page address data verification.
- 9) To continue fast page erasing, you can repeat steps 5-8, and clear the BER32 bit to 0 after erasing.

*Note: After erasing is successful, word read - 0xe339e339, half word read - 0xe339, even address byte read - 0x39, odd address read 0xe3.* 

Fast Erase erases in blocks (64K bytes).

- 1) Check the LOCK bit of the FLASH\_CTLR register, if it is 1, you need to perform the "unlock the flash memory" operation.
- 2) Check the FLOCK bit of the FLASH\_CTLR register, if it is 1, you need to perform the "fast programming mode unlock" operation.

- 3) Check the BSY bit of the FLASH\_STATR register to confirm that there are no other programming operations in progress.
- 4) Set the BER64 bit of the FLASH\_CTLR register to '1' to enable the fast block erase (64K bytes) mode function.
- 5) Write the first address of the flash erase block to the FLASH\_ADDR register.
- 6) Set the STAT bit of the FLASH CTLR register to 'l' to start a fast block erase (64K bytes) action.
- 7) Wait for the BYS bit to become '0' or the EOP bit of the FLASH\_STATR register to be '1' to indicate the end of erasing, and clear the EOP bit to 0.
- 8) Query the FLASH\_STATR register to see if there is an error, or read and erase the page address data verification.
- 9) To continue the fast page erase, you can repeat steps 5-8, and clear the BER64 bit to 0 after the erase is completed.

*Note: After erasing is successful, word read - 0xe339e339, half word read - 0xe339, even address byte read - 0x39, odd address read 0xe3* 

#### **32.6 User select word**

The User Select word is solidified in FLASH and will be reloaded into the corresponding register after the system is reset, and the user can erase and program at will. The user-selected word information block has a total of 8 bytes (4 bytes for write protection, 1 byte for read protection, 1 byte for configuration options, 2 bytes for user data storage), and each bit has the inverted code bit for checking during loading. The structure and meaning of the selected word information are described below.

[31:24]	[23:16]	[15:8]	[7:0]	
Inverse code of selection	Salastian ward buts 1	Inverse code of selection	Selection word byte 0	
word byte 1	Selection word byte 1	word byte 0		

Table 32-4 User selection Word Information Structure

Table 32-3 32-bit Selection Word Format Division

Address Bit	[31:24]	[23:16]	[15:8]	[7:0]				
0x1FFFF800	nUSER	USER	nRDPR	RDPR				
0x1FFFF804	nData1	Data1	nData0	Data0				
0x1FFFF808	nWRPR1	WRPR1	nWRPR0	WRPR0				
0x1FFFF80C	nWRPR3	WRPR3	nWRPR2	WRPR2				

Name/Byte	Description	Reset value
RDPR	Read protection control bit; configure whether the code in the flash memory can be read. 0xA5: If this byte is 0xA5 (nRDP must be 0x5A), it means that the current code is in a non-read protected state and can be read; Other values: Indicate the code read protection status, unreadable; pages 0-31 (4K) will be automatically write-protected and not controlled by WRPR0	0x01

			00 CODE 100KD + DAM 100KD		
			00: CODE-192KB + RAM-128KB		
			01: CODE-224KB + RAM-96KB		
			10: CODE-256KB + RAM-64KB		
			11: CODE-288KB + RAM-32KB		
		SRAM CO	Note: Applied for CH32V30x_D8C, CH32V30x_D8,		
	[7:6]	DE MODE	$CH32F20x_D8C$ and $CH32F20x_D8$ .	11b	
		_	00: CODE-128KB + RAM-64KB		
			01: CODE-144KB + RAM-48KB		
			1x: CODE-160KB + RAM-32KB		
			<i>Note: Applied for CH32V20x_D8W, CH32V20x_D8 and</i>		
			CH32F20x_D8W.		
	[5:3]	Reserved	Reserved	11b	
USER			System reset control in standby mode:	1	
OBLIC	2	STANDY_	1: Disable; system is not reset when entering standby		
	2	RST	mode;		
			0: Enable; system is reset when entering standby mode.		
		STOP_RST	System reset control in stop mode:	1	
			1: Disable; system will not be reset when entering stop		
	1		mode;		
			0: Enable; system will be reset when entering stop		
			mode.		
		IWDG_SW	Independent watchdog (IWDG) hardware enable bit:		
			1: The IWDG function is enabled by the software, and		
	0		disabled by hardware;	1	
			0: The IWDG function is enabled by the software		
			(decided along with the LSI clock).		
Ι	Data0–Data1		Saving the user's data 2 bytes.	FFFFh	
			Write protection control bit. Each bit is used to control		
		the write protection status of 1 sector (4Kbytes/sector)			
			in main memory:		
WRPR0 - WRPR3			1: Disable write protection;		
			0: Enable write protection.		
			4 bytes are used to protect a total of 512K bytes of main	FFFFFFFFh	
			memory.	тттттттп	
			WRPO: 0-7 sector storage write protection control;		
			WRP1: Sectors 8-15 store write protection control;		
			WRP2: Sectors 16-23 store write protection control;		
			WRP3: Bits 0-6 provide write protection for sectors		
			24-30; bit 7 provides write protection for sectors 31-127.		

### **32.6.1** User selection word unlock

The user selection word operation can be unlocked by writing the sequence to the FLASH\_OBKEYR register. After unlocking, the OBWRE bit of the FLASH\_CTLR register will be set to 1, indicating that user-selected words can be erased and programmed. By setting the "OBWRE" bit of the FLASH\_CTLR register, the software will be set to 0 to lock again.

Unlocking Sequence

1) Write KEY1 = 0x45670123 to the FLASH OBKEYR register;

2) Write KEY2 = 0xCDEF89AB to the FLASH\_OBKEYR register.

Note: The user needs to unlock the 2 layers: "LOCK" and "OBWRE" for word selection.

#### **32.6.2** User selection word programming

It only supports the standard programming mode. The half word (2 bytes) is written at a time. In the actual process, when programming the user-selected word, FPEC only uses the low byte in the half word, and automatically calculates the high byte (the high byte is the inverse code of the low byte), and then starts the programming operation. Ensure that byte in the user-selected word and its inverse code are always correct.

- 1) Check the FLASH\_CTLR register LOCK bit. If it is 1, you need to perform the "Release Flash Memory Lock" operation.
- 2) Check the BSY bit in the FLASH\_STATR register to ensure that there is no other programming operation in progress.
- 3) Check the FLASH\_CTLR register OBWRE bit. If it is 0, you need to perform the "User Selection Word Unlock" operation.
- 4) Set the OBPG bit in the FLASH\_CTLR register to '1', then set the STAT bit in the FLASH\_CTLR register to '1', to enable the user selection word programming.
- 5) Write the half word (2 bytes) to be programmed to the designated address.
- 6) When the BYS bit changes to '0' or the EOP bit of the FLASH\_STATR register to be '1', it indicates the end of programming. Clear the EOP bit to 0.
- 7) Read the programming address data for verification.
- 8) To continue programming, you can repeat steps 5-7, end programming and clear the OBPG bit to 0.

Note: When the "read protection" in the modified selection word becomes "non-protected", the main memory area will be erased automatically once. If you modify the selections other than "read protection", the entire chip erasure operation will not occur.

#### **32.6.3** User selection word erasure

Erase the entire 128-byte user-selected word area directly.

- 1) Check the FLASH\_CTLR register LOCK bit. If it is 1, you need to perform the "Release Flash Memory Lock" operation.
- Check the BSY bit in the FLASH\_STATR register to ensure that there is no programming operation in progress.
- 3) Check the FLASH\_CTLR register OBWRE bit. If it is 0, you need to perform the "User Selection Word Unlock" operation.
- 4) Set the OBER bit of the FLASH\_CTLR register to '1', then set the STAT bit in the FLASH\_CTLR register to '1', to enable the user selection word erasure.
- 5) When the BYS bit changes to '0' or the EOP bit of the FLASH\_STATR register to be '1', it indicates the end of erasure. Clear the EOP bit to 0
- 6) Read the erasure address data for verification.
- 7) Clear the OBER bit.

Note: After erasing is successful, word read - 0xe339e339, half word read - 0xe339, byte read - 0x39.

#### 32.6.4 Read protection release

The read protection of flash memory is determined by the user's selection of words. Read the FLASH\_OBR register. When the RDPRT bit is '1', it means that the current flash memory is in the read protection state, and the flash memory operation is subject to a series of safety protections in the read protection state. The process of releasing the read protection is as follows:

- 1) Erase the entire user selection word area. At this time, the read protection field RDPR will become 0xFF, and the read protection will be still valid.
- 2) The user selects word programming and writes the correct RDPR code 0xA5 to release the read protection of the flash memory. (This step will first cause the system to automatically perform a whole chip erasure operation on the flash memory).
- 3) Perform a power-on reset to reload the selection byte (including the new RDPR code), and the read protection is released at this time.

#### 32.6.5 Write protection release

The write protection of flash memory is determined by the user's selection of words. Read the FLASH\_WPR register. Each bit represents 4K bytes of flash memory space. When the bit is '1', it means the non-write-protection state, and '0' means write protection. The process of releasing write protection is as follows:

- 1) Erase the whole user selection word area.
- 2) Write the correct RDPR code 0xA5, and the read access is allowed;
- 3) Perform a system reset and reload the selection byte (including the new WRPR[3:0] byte) to release the write protection.