

# MSP430® Peripheral Driver Library for FR5xx and FR6xx Devices

# **USER'S GUIDE**

# Copyright

Copyright © 2012 Texas Instruments Incorporated. All rights reserved. MSP430 and 430ware are registered trademarks of Texas Instruments. Other names and brands may be claimed as the property of others.

APlease be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this document.

Texas Instruments Post Office Box 655303 Dallas, TX 75265 http://www.ti.com/msp430





## **Revision Information**

This is version 1.30.00.00 of this document, last updated on 2012-10-25 $_10:43:15\_0500$ .

## **Table of Contents**

	rright
	sion Information
	Introduction
2	How to create a new project that uses Driverlib
3	12-Bit Analog-to-Digital Converter (ADC12 <sub>B</sub> )
	Introduction
	API Functions
3.3	Programming Example
4	Advanced Encryption Standard (AES256)
	Introduction
4.2	API Functions
	Programming Example
	Comparator (COMP <sub>E</sub> )
	Introduction
	API Functions
5.3	Programming Example
6	Cyclical Redundancy Check (CRC)
	Introduction
	API Functions
	Programming Example
	Clock System (CS)
	Introduction
	API Functions
7.3	Programming Example
8	Direct Memory Access (DMA)
	Introduction
	API Functions
	Programming Example
	EUSCI Inter-Integrated Circuit (I2C)
	Introduction
9.2	API Functions
	Programming Example
	EUSCI Synchronous Peripheral Interface (SPI)
	Introduction
	Functions
	Programming Example
	EUSCI UART
	Introduction
	API Functions
	Programming Example
	FRAM Controller
	Introduction
	API Functions
	Programming Example
	GPIO
	Introduction
	API Functions
	Programming Example
	Memory Protection Unit (MPU)
	Introduction
	API Functions
	Programming Example
15	32-Bit Hardware Multiplier (MPY32)
	Introduction
	API Functions
	Programming Example
	Power Management Module (PMM)
	Introduction
	API Functions
1D 3	FOODSOURCE EXAMPLE

17		49
		49
	API Functions	
	-5 - 5 - F -	50
-		51
		51
		51
		52
19		53
	Introduction	
		53
	-5 - 5 - F -	53
20	SYS Module	
		55
		55
	-5 - 5 - F -	56
21	TIMER <sub>A</sub>	
	Introduction	
		58
	-5 - 5 - F -	58
22	TIMER <sub>B</sub>	
		61
		62
	-5 - 5 - F -	63
23	Tag Length Value	
		65
		65
	-5 - 5 - F -	65
24	$\textbf{WatchDog Timer}  (\textbf{WDT}_A)  \dots  \dots  \dots  \dots  \dots  \dots  \dots  \dots  \dots  $	
		67
		67
	3	67
IMPO	RTANT NOTICE	70

#### 1 Introduction

The Texas Instruments® MSP430® Peripheral Driver Library is a set of drivers for accessing the peripherals found on the MSP430 FR5xx/FR6xx family of microcontrollers. While they are not drivers in the pure operating system sense (that is, they do not have a common interface and do not connect into a global device driver infrastructure), they do provide a mechanism that makes it easy to use the device's peripherals.

The capabilities and organization of the drivers are governed by the following design goals:

- They are written entirely in C except where absolutely not possible.
- They demonstrate how to use the peripheral in its common mode of operation.
- They are easy to understand.
- They are reasonably efficient in terms of memory and processor usage.
- They are as self-contained as possible.
- Where possible, computations that can be performed at compile time are done there instead of at run time.
- They can be built with more than one tool chain.

Some consequences of these design goals are:

- The drivers are not necessarily as efficient as they could be (from a code size and/or execution speed point of view). While the most efficient piece of code for operating a peripheral would be written in assembly and custom tailored to the specific requirements of the application, further size optimizations of the drivers would make them more difficult to understand.
- The drivers do not support the full capabilities of the hardware. Some of the peripherals provide complex capabilities which cannot be utilized by the drivers in this library, though the existing code can be used as a reference upon which to add support for the additional capabilities.
- The APIs have a means of removing all error checking code. Because the error checking is usually only useful during initial program development, it can be removed to improve code size and speed.

For many applications, the drivers can be used as is. But in some cases, the drivers will have to be enhanced or rewritten in order to meet the functionality, memory, or processing requirements of the application. If so, the existing driver can be used as a reference on how to operate the peripheral.

Each MSP430ware driverlib API takes in the base address of the corresponding peripheral as the first parameter. This base address is obtained from the msp430 device specific header files (or from the device datasheet). The example code for the various peripherals show how base address is used. When using CCS, the eclipse shortcut "Ctrl + Space" helps. Type \_\_MSP430 and "Ctrl + Space", and the list of base addresses from the included device specific header files is listed.

The following tool chains are supported:

- IAR Embedded Workbench®
- Texas Instruments Code Composer Studio<sup>™</sup>

## 2 How to create a new project that uses Driverlib

To create a driverlib project from scratch An emptyProject has been created for the convenience of the user so that he can create a project that uses driverlib. This is available in "C:\ti\msp430\MSP430ware\_x\_xx\_xx\examples\driverlib\MSP430FR5xx\_6xx\00\_emptyProject\IAR" "C:\ti\msp430\MSP430ware\_x\_xx\_xxx\examples\driverlib\MSP430FR5xx\_6xx\00\_emptyProject\CCS" or the corresponding relative path where MSP430ware is installed. The features of the emptyProject are

- Includes driverlib source files for that family by default
- Includes a main.c by default that has the following statements

"#include "inc/hw\_memmap.h"

void main (void) { } "

- Project is build by default for MSP430F5438A and has a large data model since driverlib is built by defualt for large data model.
- The project include path has the following added "C:\ti\msp430\MSP430ware\_x\_xx\_xx\_xx" or the corresponding path where MSP430ware is installed.

## 3 12-Bit Analog-to-Digital Converter (ADC12 $_B$ )

Introduction	9
API Functions	9
Programming Example	

#### 3.1 Introduction

The 12-Bit Analog-to-Digital (ADC12\_B) API provides a set of functions for using the MSP430Ware ADC12\_B modules. Functions are provided to initializae the ADC12\_B modules, setup signal sources and reference voltages for each memory buffer, and manage interrupts for the ADC12\_B modules.

The ADC12\_B module provides the ability to convert analog signals into a digital value in respect to given reference voltages. The module implements a 12-bit SAR core, sample select control, and up to 32 independent conversion-and-control buffers. The conversion-and-control buffer allows up to 32 independent analog-to-digital converter (ADC) samples to be converted and stored without any CPU intervention. The ADC12\_B can also generate digital values from 0 to Vcc with an 8-, 10- or 12-bit resolution and it can operate in 2 different sampling modes, and 4 different conversion modes. The sampling modes are extended sampling and pulse sampling, in extended sampling the sample/hold signal must stay high for the duration of sampling, while in pulse mode a sampling timer is setup to start on a rising edge of the sample/hold signal and sample for a specified amount of clock cycles. The 4 conversion modes are single-channel single conversion, sequence of channels single-conversion, repeated single channel conversions, and repeated sequence of channels conversions.

The ADC12\_B module can generate multiple interrupts. An interrupt can be asserted for each memory buffer when a conversion is complete, or when a conversion is about to overwrite the converted data in any of the memory buffers before it has been read out, and/or when a conversion is about to start before the last conversion is complete.

ADC12 B features include:

- 200 ksps maximum conversion rate at maximum resolution of 12-bits
- Monotonic 12-bit converter with no missing codes
- Sample-and-hold with programmable sampling periods controlled by software or timers.
- Conversion initiation by software or timers.
- Software-selectable on-chip reference voltage generation (1.2 V, 2.0 V, or 2.5 V) with option to make available externally
- Software-selectable internal or external reference
- Up to 32 individually configurable external input channels, single-ended or differential input selection available
- Internal conversion channels for internal temperature sensor and 2/3 × AVCC and four more internal channels available on select devices see device data sheet for availability as well as function
- Independent channel-selectable reference sources for both positive and negative references
- Selectable conversion clock source
- Single-channel, repeat-single-channel, sequence (autoscan), and repeat-sequence (repeated autoscan) conversion modes
- Interrupt vector register for fast decoding of 38 ADC interrupts
- 32 conversion-result storage registers
- Window comparator for low power monitoring of input signals of conversion-result registers

This driver is contained in  $adc12\_b.c$ , with  $adc12\_b.h$  containing the API definitions for use by applications.

#### 3.2 API Functions

The ADC12\_B API is broken into three groups of functions: those that deal with initialization and conversions, those that handle interrupts, and those that handle auxillary features of the ADC12\_B.

The ADC12 B initialization and conversion functions are

- ADC12\_B\_init
- ADC12\_B\_memoryConfigure
- ADC12 B setWindowCompAdvanced
- ADC12 B setupSamplingTimer
- ADC12\_B\_disableSamplingTimer
- ADC12\_B\_startConversion
- ADC12\_B\_disableConversions
- ADC12\_B\_getResults
- ADC12\_B\_isBusy

The ADC12\_B interrupts are handled by

- ADC12 B enableInterrupt
- ADC12\_B\_disableInterrupt
- ADC12\_B\_clearInterrupt
- ADC12\_B\_getInterruptStatus

Auxilary features of the ADC12\_B are handled by

- ADC12\_B\_setResolution
- ADC12\_B\_setSampleHoldSignalInversion
- ADC12\_B\_setDataReadBackFormat
- ADC12\_B\_enableReferenceBurst
- ADC12\_B\_disableReferenceBurst
- ADC12\_B\_setAdcPowerMode
- ADC12\_B\_getMemoryAddressForDMA
- ADC12\_B\_enable
- ADC12\_B\_disable

### 3.3 Programming Example

The following example shows how to initialize and use the ADC12\_B API to start a single channel with single conversion using an external positive reference for the ADC12\_B.

```
//Initialize the ADC12 Module
Base address of ADC12 Module
Use internal ADC12 bit as sample/hold signal to start conversion
USE MODOSC 5MHZ Digital Oscillator as clock source
Use default clock divider/pre-divider of 1
Map to internal channel 0
 ADC12_B_init(ADC12_B_BASE,
               ADC12_B_SAMPLEHOLDSOURCE_SC,
               ADC12_B_CLOCKSOURCE_ADC12OSC,
               ADC12_B_CLOCKDIVIDER_1,
               ADC12_B_CLOCKPREDIVIDER_
               ADC12_B_MAPINTCH0);
 //Enable the ADC12_B module
 ADC12_B_enable (ADC12_B_BASE);
 /*
Base address of ADC12 Module
For memory buffers 0-7 sample/hold for 16 clock cycles
```

 $2012 - 10 - 25_10 : 43 : 15_0500$ 

```
For memory buffers 8-15 sample/hold for 4 clock cycles (default)
Disable Multiple Sampling
 ADC12_B_setupSamplingTimer(ADC12_B_BASE,
     ADC12_B_CYCLEHOLD_16_CYCLES,
     ADC12_B_CYCLEHOLD_4_CYCLES,
     ADC12_B_MULTIPLESAMPLESDISABLE);
//Configure Memory Buffer
/*
Base address of the ADC12 Module
Configure memory buffer 0
Map input A0 to memory buffer 0
Vref+ = AVcc
Vref- = EXT Positive
Memory buffer 0 is not the end of a sequence
 ADC12_B_memoryConfigure(ADC12_B_BASE,
     ADC12_B_MEMORY_0,
     ADC12_B_INPUT_A0,
     ADC12_B_VREFPOS_EXTPOS_VREFNEG_VSS,
     ADC12_B_NOTENDOFSEQUENCE,
     ADC12_B_WINDOW_COMPARATOR_DISABLE,
     ADC12_B_DIFFERENTIAL_MODE_DISABLE);
 while (1)
   //Enable/Start first sampling and conversion cycle
Base address of ADC12 Module
Start the conversion into memory buffer 0
Use the single-channel, single-conversion mode
       ADC12_B_startConversion(ADC12_B_BASE,
               ADC12_B_MEMORY_0,
               ADC12_B_SINGLECHANNEL);
   //Poll for interrupt on memory buffer 0
   while (!ADC12_B_getInterruptStatus(ADC12_B_BASE,
              Ο,
              ADC12_B_IFG0));
                                           // SET BREAKPOINT HERE
   __no_operation();
```

12

## 4 Advanced Encryption Standard (AES256)

Introduction	13
API Functions	13
Programming Example	14

#### 4.1 Introduction

The AES256 accelerator module performs encryption and decryption of 128-bit data with 128-bit keys according to the advanced encryption standard (AES256) (FIPS PUB 197) in hardware. The AES256 accelerator features are:

- Encryption and decryption according to AES256 FIPS PUB 197 with 128-bit key
- On-the-fly key expansion for encryption and decryption
- Off-line key generation for decryption
- Byte and word access to key, input, and output data
- AES256 ready interrupt flag The AES256256 accelerator module performs encryption and decryption of 128-bit data with 128-/192-/256-bit keys according to the advanced encryption standard (AES256) (FIPS PUB 197) in hardware. The AES256 accelerator features are: AES256 encryption Ű 128 bit 168 cycles Ű 192 bit 204 cycles Ű 256 bit 234 cycles AES256 decryption Ű 128 bit 168 cycles Ű 192 bit 206 cycles Ű 256 bit 234 cycles
- On-the-fly key expansion for encryption and decryption
- Offline key generation for decryption
- Shadow register storing the initial key for all key lengths
- Byte and word access to key, input data, and output data
- AES256 ready interrupt flag

This driver is contained in aes256.c, with aes256.h containing the API definitions for use by applications.

#### 4.2 API Functions

The AES256 module APIs are

- AES256 setCipherKey(),
- AES256256\_setCipherKey(),
- AES256\_encryptData(),
- AES256 decryptDataUsingEncryptionKey(),
- AES256 generateFirstRoundKey(),
- AES256\_decryptData(),
- AES256\_reset(),
- AES256 startEncryptData(),

- AES256 startDecryptDataUsingEncryptionKey(),
- AES256\_startDecryptData(),
- AES256 startGenerateFirstRoundKey(),
- AES256\_getDataOut()

The AES256 interrupt handler functions

- AES256\_enableInterrupt(),
- AES256\_disableInterrupt(),
- AES256\_clearInterruptFlag(),

#### 4.3 Programming Example

The following example shows some AES256 operations using the APIs

```
unsigned char Data[16] =
                                                                0x30, 0x30, 0x30, 0x30,
                                                                0x30, 0x30, 0x30, 0x30,
                                                                0x30, 0x30, 0x30, 0x30,
                                                                0x30, 0x30, 0x30, 0x30
                                                                };
unsigned char CipherKey[32] = {
                                                                0xAA, 0xBB, 0x02, 0x03,
                                                                0x04, 0x05, 0x06, 0x07,
                                                                0x08, 0x09, 0x0A, 0x0B,
                                                                0x0C, 0x0D, 0x0E, 0x0F,
                                                                0x30, 0x31, 0x32, 0x33,
                                                                0x34, 0x35, 0x36, 0x37,
                                                                0x30, 0x31, 0x32, 0x33,
                                                                0x34, 0x35, 0x36, 0x37
unsigned char DataAESencrypted[16];
                                              // Encrypted data
unsigned char DataAESdecrypted[16];
                                                // Decrypted data
// Load a cipher key to module
AES256_setCipherKey(AES256_BASE, CipherKey, Key_256BIT);
// Encrypt data with preloaded cipher key
AES256_encryptData(AES256_BASE, Data, DataAESencrypted);
// Decrypt data with keys that were generated during encryption - takes 214 MCLK
// This function will generate all round keys needed for decryption first and then
// the encryption process starts
AES256_decryptDataUsingEncryptionKey(AES256_BASE, DataAESencrypted, DataAESdecrypted);
```

 $2012 - 10 - 25_10 : 43 : 15_0500$ 

## 5 Comparator (COMP $_E$ )

Introduction	15
API Functions	15
Programming Example	16

#### 5.1 Introduction

The Comparator E (COMP\_E) API provides a set of functions for using the MSP430Ware COMP\_E modules. Functions are provided to initialize the COMP\_E modules, setup reference voltages for input, and manage interrupts for the COMP\_E modules.

The COMP\_E module provides the ability to compare two analog signals and use the output in software and on an output pin. The output represents whether the signal on the positive terminal is higher than the signal on the negative terminal. The COMP\_E may be used to generate a hysteresis. There are 16 different inputs that can be used, as well as the ability to short 2 input together. The COMP\_E module also has control over the REF module to generate a reference voltage as an input.

The COMP\_E module can generate multiple interrupts. An interrupt may be asserted for the output, with seperate interrupts on whether the output rises, or falls.

This driver is contained in <code>comp\_e.c</code>, with <code>comp\_e.h</code> containing the API definitions for use by applications.

#### 5.2 API Functions

The COMP\_E API is broken into three groups of functions: those that deal with initialization and output, those that handle interrupts, and those that handle auxillary features of the COMP\_E.

The COMP\_E initialization and output functions are

- COMP E init
- COMP E setReferenceVoltage
- COMP\_E\_enable
- COMP\_E\_disable
- COMP\_E\_outputValue
- COMP\_E\_setPowerMode

The COMP\_E interrupts are handled by

- COMP\_E\_enableInterrupt
- COMP\_E\_disableInterrupt
- COMP\_E\_clearInterrupt
- COMP\_E\_getInterruptStatus
- COMP\_E\_interruptSetEdgeDirection
- COMP\_E\_interruptToggleEdgeDirection

Auxiliary features of the COMP E are handled by

- COMP\_E\_enableShortOfInputs
- COMP\_E\_disableShortOfInputs
- COMP\_E\_disableInputBuffer
- COMP\_E\_enableInputBuffer
- COMP\_E\_IOSwap
- COMP\_E\_setReferenceAccuracy
- COMP E setPowerMode

#### 5.3 Programming Example

The following example shows how to initialize and use the COMP\_E API to turn on an LED when the input to the positive terminal is highed than the input to the negative terminal.

```
// Initialize the Comparator E module
 /\star Base Address of Comparator E,
   Pin CD2 to Positive (+) Terminal,
   Reference Voltage to Negative (-) Terminal,
   Normal Power Mode,
   Output Filter On with minimal delay,
   Non-Inverted Output Polarity
 COMP_E_init(COMP_E_BASE,
     COMP_E_INPUT2,
     COMP_E_VREF,
     COMP_E_FILTEROUTPUT_OFF,
     COMP_E_NORMALOUTPUTPOLARITY
 // Set the reference voltage that is being supplied to the (-) terminal
 /* Base Address of Comparator E,
  Reference Voltage of 2.0 V,
  Upper Limit of 2.0*(32/32) = 2.0V,
  Lower Limit of 2.0*(32/32) = 2.0V
  Static Accuracy
 COMP_E_setReferenceVoltage(COMP_E_BASE,
     COMP_E_VREFBASE2_0V,
     32.
     32,
     COMP_E_ACCURACY_STATIC
   //Disable Input Buffer on P1.2/CD2
       /\star Base Address of Comparator E,
Input Buffer port
Selecting the CEx input pin to the comparator
multiplexer with the CEx bits automatically
disables output driver and input buffer for
that pin, regardless of the state of the
associated CEPD.x bit
         COMP_E_disableInputBuffer(COMP_E_BASE,
                 COMP_E_INPUT2);
 // Allow power to Comparator module
 COMP_E_enable(COMP_E_BASE);
```

**2012-10-25**<sub>1</sub>0 : 43 : 15\_0500

17

 $\_$ delay\_cycles(400); // delay for the reference to settle

## 6 Cyclical Redundancy Check (CRC)

Introduction	19
API Functions	19
Programming Example	19

#### 6.1 Introduction

The Cyclic Redundancy Check (CRC) API provides a set of functions for using the MSP430Ware CRC module. Functions are provided to initialize the CRC and create a CRC signature to check the validity of data. This is mostly useful in the communication of data, or as a startup procedure to as a more complex and accurate check of data.

The CRC module offers no interrupts and is used only to generate CRC signatures to verify against pre-made CRC signatures (Checksums).

This driver is contained in crc.c, with crc.h containing the API definitions for use by applications.

#### 6.2 API Functions

The CRC API is one group that controls the CRC module.

- CRC setSeed
- CRC setData
- CRC\_setSignatureByteReversed
- CRC\_getSignature
- CRC\_getResult
- CRC\_getResultBitReversed

### 6.3 Programming Example

The following example shows how to initialize and use the CRC API to generate a CRC signature on an array of data that can be included in a UART message with the data to check for validity.

## 7 Clock System (CS)

Introduction	2
API Functions	
Programming Example	

#### 7.1 Introduction

The clock system module supports low system cost and low power consumption. Using three internal clock signals, the user can select the best balance of performance and low power consumption. The clock module can be configured to operate without any external components, with one or two external crystals, or with resonators, under full software control.

The clock system module includes the following clock sources:

- LFXTCLK Low-frequency oscillator that can be used either with low-frequency 32768-Hz watch crystals, standard crystals, resonators, or external clock sources in the 50 kHz or below range. When in bypass mode, LFXTCLK can be driven with an external square wave signal.
- VLOCLK Internal very-low-power low-frequency oscillator with 10-kHz typical frequency
- DCOCLK Internal digitally controlled oscillator (DCO) with selectable frequencies
- MODCLK Internal low-power oscillator with 5-MHz typical frequency. LFMODCLK is MOD-CLK divided by 128.
- HFXTCLK High-frequency oscillator that can be used with standard crystals or resonators in the 4-MHz to 24-MHz range. When in bypass mode, HFXTCLK can be driven with an external square wave signal.

Four system clock signals are available from the clock module:

- ACLK Auxiliary clock. The ACLK is software selectable as LFXTCLK, VLOCLK, or LFMOD-CLK. ACLK can be divided by 1, 2, 4, 8, 16, or 32. ACLK is software selectable by individual peripheral modules.
- MCLK Master clock. MCLK is software selectable as LFXTCLK, VLOCLK, LFMODCLK, DCOCLK, MODCLK, or HFXTCLK. MCLK can be divided by 1, 2, 4, 8, 16, or 32. MCLK is used by the CPU and system.
- SMCLK Sub-system master clock. SMCLK is software selectable as LFXTCLK, VLOCLK, LFMODCLK, DCOCLK, MODCLK, or HFXTCLK. SMCLK is software selectable by individual peripheral modules.
- MODCLK Module clock. MODCLK may also be used by various peripheral modules and is sourced by MODOSC.
- VLOCLK VLO clock. VLOCLK may also be used directly by various peripheral modules and is sourced by VLO.

Fail-Safe logic The crystal oscillator faults are set if the corresponding crystal oscillator is turned on and not operating properly. Once set, the fault bits remain set until reset in software, regardless if the fault condition no longer exists. If the user clears the fault bits and the fault condition still exists, the fault bits are automatically set, otherwise they remain cleared.

The OFIFG oscillator-fault interrupt flag is set and latched at POR or when any oscillator fault is detected. When OFIFG is set and OFIE is set, the OFIFG requests a user NMI. When the interrupt

is granted, the OFIE is not reset automatically as it is in previous MSP430 families. It is no longer required to reset the OFIE. NMI entry/exit circuitry removes this requirement. The OFIFG flag must be cleared by software. The source of the fault can be identified by checking the individual fault bits.

If LFXT is sourcing any system clock (ACLK, MCLK, or SMCLK) and a fault is detected, the system clock is automatically switched to LFMODCLK for its clock source. The LFXT fault logic works in all power modes, including LPM3.5.

If HFXT is sourcing MCLK or SMCLK, and a fault is detected, the system clock is automatically switched to MODCLK for its clock source. By default, the HFXT fault logic works in all power modes, except LPM3.5 or LPM4.5, because high-frequency operation in these modes is not supported.

The fail-safe logic does not change the respective SELA, SELM, and SELS bit settings. The fail-safe mechanism behaves the same in normal and bypass modes.

This driver is contained in cs\_a.c, with cs\_a.h containing the API definitions for use by applications.

#### 7.2 API Functions

The CS API is broken into four groups of functions: an API that initializes the clock module, those that deal with clock configuration and control, and external crystal and bypass specific configuration and initialization, and those that handle interrupts.

General CS configuration and initialization are handled by the following API

- CS clockSignalInit
- CS enableClockRequest
- CS disableClockRequest
- CS getACLK
- CS getSMCLK
- CS\_getMCLK
- CS setDCOFreq

The following external crystal and bypass specific configuration and initialization functions are available

- CS LFXTStart
- CS bypassLFXT
- CS\_bypassLFXTWithTimeout
- CS\_LFXTStartWithTimeout
- CS LFXTOff
- CS HFXTStart
- CS bypassHFXT
- CS HFXTStartWithTimeout
- CS bypassHFXTWithTimeout
- CS HFXTOff

■ CS VLOoff

The CS interrupts are handled by

- CS enableClockRequest
- CS\_disableClockRequest
- CS\_faultFlagStatus
- CS\_clearFaultFlag
- CS\_clearAllOscFlagsWithTimeout

CS\_setExternalClockSource must be called if an external crystal LFXT or HFXT is used and the user intends to call CS\_getMCLK, CS\_getSMCLK or CS\_getACLK APIs and HFXTStart, HFXTBy-Pass, HFXTStartWithTimeout, HFXTByPassWithTimeout. If not any of the previous API are going to be called, it is not necessary to invoke this API.

## 7.3 Programming Example

The following example shows the configuration of the CS module that sets SMCLK = MCLK = 8MHz

```
//Set DCO Frequency to 8MHz
CS_setDCOFreq(CS_BASE,CS_DCORSEL_0,CS_DCOFSEL_6);

//configure MCLK, SMCLK to be source by DCOCLK
CS_clockSignalInit(CS_BASE,CS_SMCLK,CS_DCOCLK_SELECT,CS_CLOCK_DIVIDER_1);
CS_clockSignalInit(CS_BASE,CS_MCLK,CS_DCOCLK_SELECT,CS_CLOCK_DIVIDER_1);
```

24

## 8 Direct Memory Access (DMA)

Introduction	25
API Functions	25
Programming Example	

#### 8.1 Introduction

The Direct Memory Access (DMA) API provides a set of functions for using the MSP430Ware DMA modules. Functions are provided to initialize and setup each DMA channel with the source and destination addresses, manage the interrupts for each channel, and set bits that affect all DMA channels.

The DMA module provides the ability to move data from one address in the device to another, and that includes other peripheral addresses to RAM or vice-versa, all without the actual use of the CPU. Please be advised, that the DMA module does halt the CPU for 2 cycles while transfering, but does not have to edit any registers or anything. The DMA can transfer by bytes or words at a time, and will automatically increment or decrement the source or destination address if desired. There are also 6 different modes to transfer by, including single-transfer, block-transfer, and burst-block-transfer, as well as repeated versions of those three different kinds which allows transfers to be repeated without having re-enable transfers.

The DMA settings that affect all DMA channels include prioritization, from a fixed priority to dynamic round-robin priority. Another setting that can be changed is when transfers occur, the CPU may be in a read-modify-write operation which can be disasterous to time sensitive material, so this can be disabled. And Non-Maskable-Interrupts can indeed be maskable to the DMA module if not enabled.

The DMA module can generate one interrupt per channel. The interrupt is only asserted when the specified amount of transfers has been completed. With single-transfer, this occurs when that many single transfers have occured, while with block or burst-block transfers, once the block is completely transfered the interrupt is asserted.

#### 8.2 API Functions

The DMA API is broken into three groups of functions: those that deal with initialization and transfers, those that handle interrupts, and those that affect all DMA channels.

The DMA initialization and transfer functions are: DMA\_init DMA\_setSrcAddress DMA\_setDstAddress DMA\_enableTransfers DMA\_disableTransfers DMA\_startTransfer DMA setTransferSize

The DMA interrupts are handled by: DMA\_enableInterrupt DMA\_disableInterrupt DMA getInterruptStatus DMA clearInterrupt DMA NMIAbortStatus DMA clearNMIAbort

Features of the DMA that affect all channels are handled by: DMA\_disableTransferDuringReadModifyWrite DMA\_enableTransferDuringReadModifyWrite DMA\_enableRoundRobinPriority DMA\_disableRoundRobinPriority DMA\_enableNMIAbort DMA\_disableNMIAbort

## 8.3 Programming Example

The following example shows how to initialize and use the DMA API to transfer words from one spot in RAM to another.

```
// Initialize and Setup DMA Channel 0
Base Address of the DMA Module
Configure DMA channel 0
Configure channel for repeated block transfers
DMA interrupt flag will be set after every 16 transfers
Use DMA_startTransfer() function to trigger transfers
Transfer Word-to-Word
Trigger upon Rising Edge of Trigger Source Signal
DMA_init(DMA_BASE,
          DMA_CHANNEL_0,
          DMA_TRANSFER_REPEATED_BLOCK,
          DMA_TRIGGERSOURCE_0,
          DMA_SIZE_SRCWORD_DSTWORD,
          DMA_TRIGGER_RISINGEDGE);
 /*
Base Address of the DMA Module
Configure DMA channel 0
Use 0x1C00 as source
Increment source address after every transfer
 DMA_setSrcAddress(DMA_BASE,
                   DMA_CHANNEL_0,
                   0x1C00,
                   DMA_DIRECTION_INCREMENT);
 /*
Base Address of the DMA Module
Configure DMA channel 0
Use 0x1C20 as destination
Increment destination address after every transfer
 DMA_setDstAddress(DMA_BASE,
                   DMA_CHANNEL_0,
                   0x1C20,
                   DMA_DIRECTION_INCREMENT);
 // Enable transfers on DMA channel 0
 DMA_enableTransfers(DMA_BASE,
                     DMA_CHANNEL_0);
 while(1)
   // Start block tranfer on DMA channel 0
   DMA_startTransfer(DMA_BASE,
                     DMA_CHANNEL_0);
```

## 9 EUSCI Inter-Integrated Circuit (I2C)

Introduction	27
API Functions	29
Programming Example	30

#### 9.1 Introduction

In I2C mode, the eUSCI\_B module provides an interface between the device and I2C-compatible devices connected by the two-wire I2C serial bus. External components attached to the I2C bus serially transmit and/or receive serial data to/from the eUSCI\_B module through the 2-wire I2C interface. The Inter-Integrated Circuit (I2C) API provides a set of functions for using the MSP430Ware I2C modules. Functions are provided to initialize the I2C modules, to send and receive data, obtain status, and to manage interrupts for the I2C modules.

The I2C module provide the ability to communicate to other IC devices over an I2C bus. The I2C bus is specified to support devices that can both transmit and receive (write and read) data. Also, devices on the I2C bus can be designated as either a master or a slave. The MSP430Ware I2C modules support both sending and receiving data as either a master or a slave, and also support the simultaneous operation as both a master and a slave.

I2C module can generate interrupts. The I2C module configured as a master will generate interrupts when a transmit or receive operation is completed (or aborted due to an error). The I2C module configured as a slave will generate interrupts when data has been sent or requested by a master.

#### 9.1.1 Master Operations

To drive the master module, the APIs need to be invoked in the following order

- EUSCI I2C masterInit
- EUSCI I2C setSlaveAddress
- EUSCI I2C setMode
- EUSCI I2C enable
- EUSCI\_I2C\_enableInterrupt (if interrupts are being used) This may be followed by the APIs for transmit or receive as required

The user must first initialize the I2C module and configure it as a master with a call to EU-SCI\_I2C\_masterInit(). That function will set the clock and data rates. This is followed by a call to set the slave address with which the master intends to communicate with using EU-SCI\_I2C\_setSlaveAddress. Then the mode of operation (transmit or receieve) is chosen using EUSCI\_I2C\_setMode. The I2C module may now be enabled using EUSCI\_I2C\_enable. It is recommneded to enable the EUSCI\_I2C module before enabling the interrupts. Any transmission or reception of data may be initiated at this point after interrupts are enabled (if any).

The transaction can then be initiated on the bus by calling the transmit or receive related APIs as listed below.

Master Single Byte Trasnmission

■ EUSCI I2C masterSendSingleByte

Master Mulitple Byte Transmission

- EUSCI I2C masterMultiByteSendStart
- EUSCI\_I2C\_masterMultiByteSendNext
- EUSCI I2C masterMultiByteSendStop

Master Single Byte Reception

- EUSCI\_I2C\_masterReceiveStart
- EUSCI I2C masterSingleReceive

Master Multiple Byte Reception

- EUSCI I2C masterMultiByteReceiveStart
- EUSCI\_I2C\_masterMultiByteReceiveNext
- EUSCI\_I2C\_masterMultiByteReceiveFinish
- EUSCI\_I2C\_masterMultiByteReceiveStop

For the interrupt-driven transaction, the user must register an interrupt handler for the I2C devices and enable the I2C interrupt.

#### 9.1.2 Slave Operations

To drive the slave module, the APIs need to be invoked in the following order

- EUSCI I2C slavelnit
- EUSCI\_I2C\_setMode
- EUSCI\_I2C\_enable
- EUSCI\_I2C\_enableInterrupt (if interrupts are being used) This may be followed by the APIs for transmit or receive as required

The user must first call the EUSCI\_I2C\_slaveInit to initialize the slave module in I2C mode and set the slave address. This is followed by a call to set the mode of operation (transmit or receive). The I2C module may now be enabled using EUSCI\_I2C\_enable. It is recommneded to enable the I2C module before enabling the interrupts. Any transmission or reception of data may be initiated at this point after interrupts are enabled (if any).

The transaction can then be initiated on the bus by calling the transmit or receive related APIs as listed below.

Slave Transmission API

■ EUSCI I2C slaveDataPut

Slave Reception API

■ EUSCI\_I2C\_slaveDataGet

For the interrupt-driven transaction, the user must register an interrupt handler for the I2C devices and enable the I2C interrupt.

This driver is contained in <code>eusci\_i2c.c</code>, with <code>eusci\_i2c.h</code> containing the API definitions for use by applications.

#### 9.2 API Functions

The eUSCI I2C API is broken into three groups of functions: those that deal with interrupts, those that handle status and initialization, and those that deal with sending and receiving data.

The I2C master and slave interrupts are handled by

- EUSCI\_I2C\_enableInterrupt
- EUSCI I2C disableInterrupt
- EUSCI I2C clearInterruptFlag
- EUSCI I2C getInterruptStatus

Status and initialization functions for the I2C modules are

- EUSCI I2C masterInit
- EUSCI\_I2C\_enable
- EUSCI I2C disable
- EUSCI I2C isBusBusy
- EUSCI I2C isBusy
- EUSCI\_I2C\_slaveInit
- EUSCI I2C interruptStatus
- EUSCI I2C setSlaveAddress
- EUSCI I2C setMode
- EUSCI I2C masterIsSTOPSent
- EUSCI I2C selectMasterEnvironmentSelect

Sending and receiving data from the I2C slave module is handled by

- EUSCI I2C slaveDataPut
- EUSCI\_I2C\_slaveDataGet

Sending and receiving data from the I2C slave module is handled by

- EUSCI\_I2C\_masterSendSingleByte
- EUSCI\_I2C\_masterSendStart
- EUSCI\_I2C\_masterMultiByteSendStart
- EUSCI\_I2C\_masterMultiByteSendNext
- EUSCI I2C masterMultiByteSendFinish
- EUSCI I2C masterMultiByteSendStop
- EUSCI\_I2C\_masterMultiByteReceiveNext

- EUSCI I2C masterMultiByteReceiveFinish
- EUSCI\_I2C\_masterMultiByteReceiveStop
- EUSCI\_I2C\_masterReceiveStart
- EUSCI\_I2C\_masterSingleReceive
- EUSCI I2C getReceiveBufferAddressForDMA
- EUSCI\_I2C\_getTransmitBufferAddressForDMA

#### DMA related

- EUSCI\_I2C\_getReceiveBufferAddressForDMA
- EUSCI\_I2C\_getTransmitBufferAddressForDMA

### 9.3 Programming Example

The following example shows how to use the I2C API to send data as a master.

 $2012 - 10 - 25_10 : 43 : 15_0500$ 

# 10 EUSCI Synchronous Peripheral Interface (SPI)

Introduction	. 3
API Functions	.3
Programming Example	. 32

#### 10.1 Introduction

The Serial Peripheral Interface Bus or SPI bus is a synchronous serial data link standard named by Motorola that operates in full duplex mode. Devices communicate in master/slave mode where the master device initiates the data frame.

This library provides the API for handling a SPI communication using EUSCI.

The SPI module can be configured as either a master or a slave device.

The SPI module also includes a programmable bit rate clock divider and prescaler to generate the output serial clock derived from the module's input clock.

This driver is contained in <code>eusci\_spi.c</code>, with <code>eusci\_spi.h</code> containing the API definitions for use by applications.

#### 10.2 Functions

To use the module as a master, the user must call EUSCI\_SPI\_masterInit() to configure the SPI Master. This is followed by enabling the SPI module using EUSCI\_SPI\_enable(). The interrupts are then enabled (if needed). It is recommended to enable the SPI module before enabling the interrupts. A data transmit is then initiated using EUSCI\_SPI\_transmitData() and then when the receive flag is set, the received data is read using EUSCI\_SPI\_receiveData() and this indicates that an RX/TX operation is complete.

To use the module as a slave, initialization is done using EUSCI\_SPI\_slaveInit() and this is followed by enabling the module using EUSCI\_SPI\_enable(). Following this, the interrupts may be enabled as needed. When the receive flag is set, data is first transmitted using EUSCI\_SPI\_transmitData() and this is followed by a data reception by EUSCI\_SPI receiveData()

The SPI API is broken into 3 groups of functions: those that deal with status and initialization, those that handle data, and those that manage interrupts.

The status and initialization of the SPI module are managed by

- EUSCI\_SPI\_masterInit
- EUSCI\_SPI\_slaveInit
- EUSCI SPI disable
- EUSCI\_SPI\_enable
- EUSCI\_SPI\_masterChangeClock
- EUSCI\_SPI\_isBusy

- EUSCI SPI select4PinFunctionality
- EUSCI\_SPI\_changeClockPhasePolarity

Data handling is done by

- EUSCI\_SPI\_transmitData
- EUSCI\_SPI\_receiveData

Interrupts from the SPI module are managed using

- EUSCI SPI disableInterrupt
- EUSCI\_SPI\_enableInterrupt
- EUSCI\_SPI\_getInterruptStatus
- EUSCI\_SPI\_clearInterruptFlag

#### DMA related

- EUSCI\_SPI\_getReceiveBufferAddressForDMA
- EUSCI\_SPI\_getTransmitBufferAddressForDMA

## 10.3 Programming Example

The following example shows how to use the SPI API to configure the SPI module as a master device, and how to do a simple send of data.

#### 11 EUSCI UART

Introduction	33
API Functions	33
Programming Example	34

#### 11.1 Introduction

The MSP430Ware library for UART mode features include:

- Odd, even, or non-parity
- Independent transmit and receive shift registers
- Separate transmit and receive buffer registers
- LSB-first or MSB-first data transmit and receive
- Built-in idle-line and address-bit communication protocols for multiprocessor systems
- Receiver start-edge detection for auto wake up from LPMx modes
- Status flags for error detection and suppression
- Status flags for address detection
- Independent interrupt capability for receive and transmit

In UART mode, the USCI transmits and receives characters at a bit rate asynchronous to another device. Timing for each character is based on the selected baud rate of the USCI. The transmit and receive functions use the same baud-rate frequency.

This driver is contained in <code>eusci\_uart.c</code>, with <code>eusci\_uart.h</code> containing the API definitions for use by applications.

#### 11.2 API Functions

The EUSI\_UART API provides the set of functions required to implement an interrupt driven EUSI\_UART driver. The EUSI\_UART initialization with the various modes and features is done by the EUSCI\_UART\_init(). At the end of this fucntion EUSI\_UART is initialized and stays disabled. EUSCI\_UART\_enable() enables the EUSI\_UART and the module is now ready for transmit and receive. It is recommended to inialize the EUSI\_UART via EUSCI\_UART\_init(), enable the required interrupts and then enable EUSI\_UART via EUSCI\_UART\_enable().

The EUSI\_UART API is broken into three groups of functions: those that deal with configuration and control of the EUSI\_UART modules, those used to send and receive data, and those that deal with interrupt handling and those dealing with DMA.

Configuration and control of the EUSI\_UART are handled by the

- EUSCI UART init()
- EUSCI\_UART\_initAdvance()
- EUSCI\_UART\_enable()
- EUSCI\_UART\_disable()

- EUSCI UART setDormant()
- EUSCI\_UART\_resetDormant()
- EUSCI\_UART\_selectDeglitchTime()

Sending and receiving data via the EUSI UART is handled by the

- EUSCI\_UART\_transmitData()
- EUSCI\_UART\_receiveData()
- EUSCI UART transmitAddress()
- EUSCI\_UART\_transmitBreak()

Managing the EUSI\_UART interrupts and status are handled by the

- EUSCI\_UART\_enableInterrupt()
- EUSCI\_UART\_disableInterrupt()
- EUSCI\_UART\_getInterruptStatus()
- EUSCI\_UART\_clearInterruptFlag()
- EUSCI\_UART\_queryStatusFlags()

#### DMA related

34

- EUSCI\_UART\_getReceiveBufferAddressForDMA()
- EUSCI\_UART\_getTransmitBufferAddressForDMA()

## 11.3 Programming Example

The following example shows how to use the EUSI\_UART API to initialize the EUSI\_UART, transmit characters, and receive characters.

 $2012 - 10 - 25_10 : 43 : 15_0500$ 

#### 12 FRAM Controller

Introduction	35
API Functions	35
Programming Example	36

#### 12.1 Introduction

FRAM memory is a non-volatile memory that reads and writes like standard SRAM. The MSP430 FRAM memory features include:

- Byte or word write access
- Automatic and programmable wait state control with independent wait state settings for access and cycle times
- Error Correction Code with bit error correction, extended bit error detection and flag indicators
- Cache for fast read
- Power control for disabling FRAM on non-usage

This driver is contained in fram.c, with fram.h containing the API definitions for use by applications.

#### 12.2 API Functions

FRAM enableInterrupt enables selected FRAM interrupt sources.

FRAM getInterruptStatus returns the status of the selected FRAM interrupt flags.

FRAM disableInterrupt disables selected FRAM interrupt sources.

Depending on the kind of writes being performed to the FRAM, this library provides APIs for FRAM writes.

FRAM\_write8 facilitates writing into the FRAM memory in byte format. FRAM\_write16 facilitates writing into the FRAM memory in word format. FRAM\_write32 facilitates writing into the FRAM memory in long format, pass by reference. FRAM\_memoryFill32 facilitates writing into the FRAM memory in long format, pass by value. FRAM\_status checks if the FRAM is currently busy programming.

The FRAM API is broken into 3 groups of functions: those that write into FRAM, those that handle interrupts, and those that give status of FRAM.

FRAM writes are managed by

- FRAM write8
- FRAM write16
- FRAM\_write32
- FRAM\_memoryFill32

The FRAM interrupts are handled by

36

- FRAM\_enableInterrupt
- FRAM\_getInterruptStatus
- FRAM\_disableInterrupt

The status is given by

■ FRAM\_status

## 12.3 Programming Example

The following example shows some FRAM operations using the APIs

 $2012-10-25_10:43:15_0500$ 

#### **13 GPIO**

Introduction	37
API Functions	38
Programming Example	38

#### 13.1 Introduction

The Digital I/O (GPIO) API provides a set of functions for using the MSP430Ware GPIO modules. Functions are provided to setup and enable use of input/output pins, setting them up with or without interrupts and those that access the pin value.

The digital I/O features include:

- Independently programmable individual I/Os
- Any combination of input or output
- Individually configurable P1 and P2 interrupts. Some devices may include additional port interrupts.
- Independent input and output data registers
- Individually configurable pullup or pulldown resistors

Devices within the family may have up to twelve digital I/O ports implemented (P1 to P11 and PJ). Most ports contain eight I/O lines; however, some ports may contain less (see the device-specific data sheet for ports available). Each I/O line is individually configurable for input or output direction, and each can be individually read or written. Each I/O line is individually configurable for pullup or pulldown resistors. PJ contains only four I/O lines.

Ports P1 and P2 always have interrupt capability. Each interrupt for the P1 and P2 I/O lines can be individually enabled and configured to provide an interrupt on a rising or falling edge of an input signal. All P1 I/O lines source a single interrupt vector P1IV, and all P2 I/O lines source a different, single interrupt vector P2IV. On some devices, additional ports with interrupt capability may be available (see the device-specific data sheet for details) and contain their own respective interrupt vectors. Individual ports can be accessed as byte-wide ports or can be combined into word-wide ports and accessed via word formats. Port pairs P1/P2, P3/P4, P5/P6, P7/P8, etc., are associated with the names PA, PB, PC, PD, etc., respectively. All port registers are handled in this manner with this naming convention except for the interrupt vector registers, P1IV and P2IV; that is, PAIV does not exist. When writing to port PA with word operations, all 16 bits are written to the port. When writing to the lower byte of the PA port using byte instructions leaves the lower byte unchanged. When writing to a port that contains less than the maximum number of bits possible, the unused bits are a "don't care". Ports PB, PC, PD, PE, and PF behave similarly.

Reading of the PA port using word operations causes all 16 bits to be transferred to the destination. Reading the lower or upper byte of the PA port (P1 or P2) and storing to memory using byte operations causes only the lower or upper byte to be transferred to the destination, respectively. Reading of the PA port and storing to a general-purpose register using byte operations causes the byte transferred to be written to the least significant byte of the register. The upper significant byte of the destination register is cleared automatically. Ports PB, PC, PD, PE, and PF behave similarly. When reading from ports that contain less than the maximum bits possible, unused bits are read as zeros (similarly for port PJ).

The GPIO pin may be configured as an I/O pin with GPIO setAsOutputPin(), GPIO setAsInputPin(), GPIO\_setAsInputPinWithPullDownresistor() GPIO setAsInputPinWithPullUpresistor(). The instead GPIO pin may con-Module configfigured to operate the Peripheral assigned function by GPIO setAsPeripheralModuleFunctionOutputPin() the **GPIO** uring using GPIO setAsPeripheralModuleFunctionInputPin().

This driver is contained in <code>gpio.c</code>, with <code>gpio.h</code> containing the API definitions for use by applications.

#### 13.2 API Functions

The GPIO API is broken into three groups of functions: those that deal with configuring the GPIO pins, those that deal with interrupts, and those that access the pin value.

The GPIO pins are configured with

- GPIO setAsOutputPin()
- GPIO\_setAsInputPin()
- GPIO\_setAsInputPinWithPullDownresistor()
- GPIO\_setAsInputPinWithPullUpresistor()
- GPIO setAsPeripheralModuleFunctionOutputPin()
- GPIO\_setAsPeripheralModuleFunctionInputPin()

The GPIO interrupts are handled with

- GPIO enableInterrupt()
- GPIO disbleInterrupt()
- GPIO clearInterruptFlag()
- GPIO getInterruptStatus()
- GPIO interruptEdgeSelect()

The GPIO pin state is accessed with

- GPIO setOutputHighOnPin()
- GPIO\_setOutputLowOnPin()
- GPIO\_toggleOutputOnPin()
- GPIO\_getInputPinValue()

## 13.3 Programming Example

The following example shows how to use the GPIO API. A trigger is generated on a hi "TO" low transition on P1.4 (pulled-up input pin), which will generate P1\_ISR. In the ISR, we toggle P1.0 (output pin).

```
//Set P1.0 to output direction
   {\tt GPIO\_setAsOutputPin}\,(
       GPIO_PORT_P1,
       GPIO_PIN0
       );
   //Enable P1.4 internal resistance as pull-Up resistance
   GPIO_setAsInputPinWithPullUpresistor(
       GPIO_PORT_P1,
       GPIO_PIN4
       );
   //P1.4 interrupt enabled
   GPIO_enableInterrupt(
       GPIO_PORT_P1,
       GPIO_PIN4
       );
   //P1.4 Hi/Lo edge
   GPIO_interruptEdgeSelect(
       GPIO_PORT_P1,
       GPIO_PIN4,
       GPIO_HIGH_TO_LOW_TRANSITION
       );
   //P1.4 IFG cleared
   GPIO_clearInterruptFlag(
       GPIO_PORT_P1,
       GPIO_PIN4
   //Enter LPM4 w/interrupt
   __bis_SR_register(LPM4_bits + GIE);
   //For debugger
   __no_operation();
//**************************
//This is the PORT1_VECTOR interrupt vector service routine
//************************
#pragma vector=PORT1_VECTOR
__interrupt void Port_1 (void)
   //P1.0 = toggle
   GPIO_toggleOutputOnPin(
       GPIO_PORT_P1,
       GPIO_PIN0
       );
   //P1.4 IFG cleared
   GPIO_clearInterruptFlag(
       GPIO_PORT_P1,
       GPIO_PIN4
       );
```

# 14 Memory Protection Unit (MPU)

Introduction	 4
API Functions	 4
Programming Example	 42

#### 14.1 Introduction

The MPU protects against accidental writes to designated read-only memory segments or execution of code from a constant memory segment memory. Clearing the MPUENA bit disables the MPU, making the complete memory accessible for read, write, and execute operations. After a BOR, the complete memory is accessible without restrictions for read, write, and execute operations.

MPU features include:

- Main memory can be configured up to three segments of variable size
- Access rights for each segment can be set independently
- Information memory can have its access rights set independently
- All MPU registers are protected from access by password

This driver is contained in mpu.c, with mpu.h containing the API definitions for use by applications.

#### 14.2 API Functions

The MPU API is broken into three group of functions: those that handle initialization, those that deal with memory segmentation and access rights definition, and those that handle interrupts.

The MPU initialization function is

■ MPU\_start

The MPU memory segmentation and access right definition functions are

- MPU\_createTwoSegments
- MPU createThreeSegments

The MPU interrupt handler functions

- MPU\_enablePUCOnViolation
- MPU disablePUCOnViolation
- MPU getInterruptStatus
- MPU clearInterruptFlag
- MPU clearAllInterruptFlags
- MPU\_enableNMlevent

# 14.3 Programming Example

#### The following example shows some MPU operations using the APIs

# 15 32-Bit Hardware Multiplier (MPY32)

Introduction	. 43
API Functions	. 43
Programming Example	.44

#### 15.1 Introduction

The 32-Bit Hardware Multiplier (MPY32) API provides a set of functions for using the MSP430Ware MPY32 modules. Functions are provided to setup the MPY32 modules, set the operand registers, and obtain the results.

The MPY32 Modules does not generate any interrupts.

This driver is contained in mpy32.c, with mpy32.h containing the API definitions for use by applications.

#### 15.2 API Functions

The MPY32 API is broken into three groups of functions: those that control the settings, those that set the operand registers, and those that return the results, sum extension, and carry bit value.

The settings are handled by

- MPY32\_setWriteDelay
- MPY32 setSaturationMode
- MPY32 resetSaturationMode
- MPY32 setFractionMode
- MPY32 resetFractionMode

The operand registers are set by

- MPY32\_setOperandOne8Bit
- MPY32\_setOperandOne16Bit
- MPY32 setOperandOne24Bit
- MPY32 setOperandOne32Bit
- MPY32\_setOperandTwo8Bit
- MPY32\_setOperandTwo16Bit
- MPY32\_setOperandTwo24Bit
- MPY32\_setOperandTwo32Bit

The results can be returned by

- MPY32 getResult8Bit
- MPY32\_getResult16Bit
- MPY32\_getResult24Bit

- MPY32 getResult32Bit
- MPY32\_getResult64Bit
- MPY32\_getSumExtension
- MPY32\_getCarryBitValue

## 15.3 Programming Example

The following example shows how to initialize and use the MPY32 API to calculate a 16-bit by 16-bit unsigned multiplication operation.

 ${\it 2012-10-25}_{10}: 43: 15\_0500$  TI Information—Selective Disclosure

# 16 Power Management Module (PMM)

Introduction	45
API Functions	. 45
Programming Example	45

#### 16.1 Introduction

The PMM manages all functions related to the power supply and its supervision for the device. Its primary functions are first to generate a supply voltage for the core logic, and second, provide several mechanisms for the supervision of the voltage applied to the device (DVCC).

The PMM uses an integrated low-dropout voltage regulator (LDO) to produce a secondary core voltage (VCORE) from the primary one applied to the device (DVCC). In general, VCORE supplies the CPU, memories, and the digital modules, while DVCC supplies the I/Os and analog modules. The VCORE output is maintained using a dedicated voltage reference. The input or primary side of the regulator is referred to as its high side. The output or secondary side is referred to as its low side.

#### 16.2 API Functions

**PMM\_enableLowPowerReset()** / **PMM\_disableLowPowerReset()** If enabled, SVSH does not reset device but triggers a system NMI. If disabled, SVSH resets device.

**PMM\_enableSVSH()** / **PMM\_disableSVSH()** If disabled on FR58xx/FR59xx, High-side SVS (SVSH) is disabled in LPM2, LPM3, LPM4, LPM3.5 and LPM4.5. SVSH is always enabled in active mode, LPM0, and LPM1. If enabled, SVSH is always enabled. Note: this API has different functionality depending on the part.

**PMM\_regOff()** / **PMM\_regOn()** If off, Regulator is turned off when going to LPM3/4. System enters LPM3.5 or LPM4.5, respectively. If on, Regulator remains on when going into LPM3/4

PMM clearInterrupt() Clear selected or all interrupt flags for the PMM

PMM\_getInterruptStatus() Returns interrupt status of the selected flag in the PMM module

**PMM\_lockLPM5()** / **PMM\_unlockLPM5()** If unlocked, LPMx.5 configuration is not locked and defaults to its reset condition. if locked, LPMx.5 configuration remains locked. Pin state is held during LPMx.5 entry and exit.

This driver is contained in pmm.c, with pmm.h containing the API definitions for use by applications.

# 16.3 Programming Example

```
//Unlock the GPIO pins.
   /*
Base Address of Comparator D,
By default, the pins are unlocked unless waking
```

```
up from an LPMx.5 state in which case all GPIO
are previously locked.
   PMM_unlockLPM5(PMM_BASE);
         //Get Interrupt Status from the PMMIFG register.
           /* Base Address of Comparator D,
mask:
       PMM_PMMBORIFG
       PMM_PMMRSTIFG,
       PMM_PMMPORIFG,
       PMM_SVSLIFG,
       PMM_SVSHIFG
       PMM_PMMLPM5IFG,
return STATUS_SUCCESS (0x01) or STATUS_FAIL (0x00)
       if (PMM_getInterruptStatus(PMM_BASE, PMM_PMMLPM5IFG)) // Was this device in LPMx.5 mode before
         //Clear Interrupt Flag from the PMMIFG register.
               /\star Base Address of Comparator D,
mask:
       PMM_PMMBORIFG
       PMM_PMMRSTIFG,
       PMM_PMMPORIFG,
       PMM_SVSLIFG,
       PMM SVSHIFG
       PMM_PMMLPM5IFG,
       PMM_ALL
               PMM_clearInterrupt(PMM_BASE, PMM_PMMLPM5IFG);
                                                                                // Clear the LPMx.5 flag
       if (PMM_getInterruptStatus(PMM_BASE, PMM_PMMRSTIFG)) // Was this reset triggered by the Reset
               PMM_clearInterrupt(PMM_BASE, PMM_PMMRSTIFG);
                                                                                  // Clear reset flag
       __delay_cycles(1000000);
         //Lock GPIO output states (before triggering a BOR)
               /*
Base Address of Comparator D,
Forces all GPIO to retain their output
states during a reset.
       PMM_lockLPM5 (PMM_BASE);
         //Trigger a software Brown Out Reset (BOR)
Base Address of Comparator D,
Forces the devices to perform a \ensuremath{\mathsf{BOR}}\xspace .
                */
       PMM_trigBOR(PMM_BASE);
                                                                                          // Software tric
   }
       if (PMM_getInterruptStatus(PMM_BASE, PMM_PMMBORIFG)) // Was this reset triggered by the BOR :
                                                                                  // Clear BOR flag
               PMM_clearInterrupt(PMM_BASE, PMM_PMMBORIFG);
       __delay_cycles(1000000);
       PMM_lockLPM5 (PMM_BASE);
         //Disable SVSH
Base Address of Comparator D,
High-side SVS (SVSH) is disabled in LPM4.5. SVSH is
```

```
always enabled in active mode and LPM0/1/2/3/4 and LPM3.5.
                */
       PMM_disableSVSH(PMM_BASE);
        //Disable SVSL
             /*
Base Address of Comparator D,
Low-side SVS (SVSL) is disabled in low power modes.
SVSL is always enabled in active mode and LPMO.
               */
       PMM_disableSVSL(PMM_BASE);
         //Disable Regulator
              /*
Base Address of Comparator D,
Regulator is turned off when going to LPM3/4.
System enters LPM3.5 or LPM4.5, respectively.
             */
      PMM_regOff(PMM_BASE);
       __bis_SR_register(LPM4_bits); // Enter LPM4.5, This automatically locks
                                                                   //(if not locked already) all GPIO pin
                                                                   // and will set the LPM5 flag and set
// in the PM5CTLO register upon wake
  while (1)
      __no_operation();
                          // Don't sleep
```

48

# 17 Internal Reference ( $REF_A$ )

Introduction	49
API Functions	49
Programming Example	50

#### 17.1 Introduction

The Internal Reference (REF\_A) API provides a set of functions for using the MSP430Ware REF\_A modules. Functions are provided to setup and enable use of the Reference voltage, enable or disable the internal temperature sensor, and view the status of the inner workings of the REF\_A module.

The reference module (REF) is responsible for generation of all critical reference voltages that can be used by various analog peripherals in a given device. The heart of the reference system is the bandgap from which all other references are derived by unity or non-inverting gain stages. The REFGEN sub-system consists of the bandgap, the bandgap bias, and the non-inverting buffer stage which generates the three primary voltage reference available in the system, namely 1.2 V, 2.0 V, and 2.5 V. In addition, when enabled, a buffered bandgap voltage is available.

This driver is contained in ref\_a.c, with ref\_a.h containing the API definitions for use by applications.

#### 17.2 API Functions

The DMA API is broken into three groups of functions: those that deal with the REF\_Aerence voltage, those that handle the internal temperature sensor, and those that return the status of the REF\_A module.

The REF\_Aerence voltage of the REF\_A module is handled by

- REF A setReferenceVoltage()
- REF A enableReferenceVoltageOutput()
- REF A disableReferenceVoltageOutput()
- REF\_A\_enableReferenceVoltage()
- REF\_A\_disableReferenceVoltage()

The internal temperature sensor is handled by

- REF\_A\_disableTempSensor()
- REF A enableTempSensor()

The status of the REF\_A module is handled by

- REF A getBandgapMode()
- REF A isBandgapActive()
- REF\_A\_isRefGenBusy()

- REF A isRefGenActive()
- REF\_A\_getBufferedBandgapVoltageStatus()
- REF A getVariableReferenceVoltageStatus()
- REF A setReferenceVoltageOneTimeTrigger()
- REF\_A\_setBufBandgapVoltageOneTimeTrigger()

## 17.3 Programming Example

The following example shows how to initialize and use the REF\_A API with the ADC12 module to use the internal 2.5V reference and perform a single converson on channel A0. The conversion results are stored in ADC12BMEM0. Test by applying a voltage to channel A0, then setting and running to a break point at the "\_\_no\_operation()" instruction. To view the conversion results, open an ADC12B register window in debugger and view the contents of ADC12BMEM0.

```
//If ref generator busy, WAIT
   while (REF_A_isRefGenBusy(REF_A_BASE));
   //Select internal ref = 2.5V
   REF_A_setReferenceVoltage(REF_A_BASE,
       REF_A_VREF2_5V);
   //Internal Reference ON
   REF_A_enableReferenceVoltage(REF_A_BASE);
   //Delay (\sim75us) for Ref to settle
   __delay_cycles(75);
       //Initialize the ADC12 Module
Base address of ADC12 Module
Use internal ADC12 bit as sample/hold signal to start conversion
USE MODOSC 5MHZ Digital Oscillator as clock source
Use default clock divider/pre-divider of 1
Map to internal channel 0
       ADC12_B_init (ADC12_B_BASE,
               ADC12_B_SAMPLEHOLDSOURCE_SC,
               ADC12_B_CLOCKSOURCE_ADC12OSC,
               ADC12_B_CLOCKDIVIDER_1,
               ADC12_B_CLOCKPREDIVIDER_
               ADC12_B_MAPINTCH0);
```

 $2012 - 10 - 25_10 : 43 : 15_0500$ 

# 18 Real-Time Clock (RTC)

ntroduction	51
API Functions	51
Programming Example	52

#### 18.1 Introduction

The Real Time Clock (RTC) API provides a set of functions for using the MSP430Ware RTC modules. Functions are provided to calibrate the clock, initialize the RTC modules in Calendar mode, and setup conditions for, and enable, interrupts for the RTC modules. If an RTC\_B\_A module is used, then Counter mode may also be intialized, as well as prescale counters.

The RTC module provides the ability to keep track of the current time and date in calendar mode, or can be setup as a 32-bit counter (RTC\_B\_A Only).

The RTC module generates multiple interrupts. There are 2 interrupts that can be defined in calendar mode, and 1 interrupt in counter mode for counter overflow, as well as an interrupt for each prescaler.

This driver is contained in rtc\_b.c, with rtc\_b.h containing the API definitions for use by applications.

## 18.2 API Functions

The RTC API is broken into 4 groups of functions: clock settings, calender mode, counter mode, and interrupt condition setup and enable functions.

The RTC clock settings are handled by

- RTC B startClock
- RTC B holdClock
- RTC\_B\_setCalibrationFrequency
- RTC\_B\_setCalibrationData

The RTC Calender Mode is initialized and setup by

- RTC B calenderInit
- RTC\_B\_getCalenderTime
- RTC\_B\_getPrescaleValue
- RTC B setPrescaleValue

The RTC interrupts are handled by

- RTC B setCalenderAlarm
- RTC B setCalenderEvent
- RTC B definePrescaleEvent

- RTC B enableInterrupt
- RTC\_B\_disableInterrupt
- RTC B getInterruptStatus
- RTC B clearInterrupt

The RTC conversions are handled by

- RTC\_B\_convertBCDToBinary
- RTC B convertBinaryToBCD

## 18.3 Programming Example

The following example shows how to initialize and use the RTC API to setup Calender Mode with the current time and various interrupts.

```
//Initialize Calendar Mode of RTC
   /*
Base Address of the RTC_B_A
Pass in current time, intialized above
Use BCD as Calendar Register Format
   RTC_B_calendarInit(RTC_B_BASE,
       currentTime,
       RTC_B_FORMAT_BCD);
   //Setup Calendar Alarm for 5:00pm on the 5th day of the week.
   //Note: Does not specify day of the week.
   RTC_B_setCalendarAlarm(RTC_B_BASE,
       0 \times 00.
       RTC_B_ALARMCONDITION_OFF,
       0x05);
   //Specify an interrupt to assert every minute
   RTC_B_setCalendarEvent(RTC_B_BASE,
       RTC_B_CALENDAREVENT_MINUTECHANGE);
   //Enable interrupt for RTC Ready Status, which asserts when the RTC
   //Calendar registers are ready to read.
   //Also, enable interrupts for the Calendar alarm and Calendar event.
   RTC_B_enableInterrupt(RTC_B_BASE,
       RTCRDYIE + RTCTEVIE + RTCAIE);
   //Start RTC Clock
   RTC_B_startClock(RTC_B_BASE);
   //Enter LPM3 mode with interrupts enabled
   __bis_SR_register(LPM3_bits + GIE);
   __no_operation();
```

 $\textbf{2012-10-25}_{1}0:43:15\_0500$  TI Information—Selective Disclosure

## 19 SFR Module

Introduction	53
API Functions	53
Programming Example	53

#### 19.1 Introduction

The Special Function Registers API provides a set of functions for using the MSP430Ware SFR module. Functions are provided to enable and disable interrupts and control the  $\sim$ RST/NMI pin

The SFR module can enable interrupts to be generated from other peripherals of the device.

This driver is contained in sfr.c, with sfr.h containing the API definitions for use by applications.

#### 19.2 API Functions

The SFR API is broken into 2 groups: the SFR interrupts and the SFR  $\sim$ RST/NMI pin control The SFR interrupts are handled by

- SFR\_enableInterrupt
- SFR\_disableInterrupt
- SFR getInterruptStatus
- SFR clearInterrupt

The SFR ~RST/NMI pin is controlled by

- SFR setResetPinPullResistor
- SFR setNMIEdge
- SFR setResetNMIPinFunction

## 19.3 Programming Example

The following example shows how to initialize and use the SFR API

## 20 SYS Module

Introduction	55
API Functions	55
Programming Example	??

#### 20.1 Introduction

The System Control (SYS) API provides a set of functions for using the MSP430Ware SYS module. Functions are provided to control various SYS controls, setup the BSL, and control the JTAG Mailbox.

This driver is contained in sys.c, with sys.h containing the API definitions for use by applications.

#### 20.2 API Functions

The SYS API is broken into 3 groups: the various SYS controls, the BSL controls, and the JTAG mailbox controls.

The various SYS controls are handled by

- SYS enableDedicatedJTAGPins
- SYS\_getBSLEntryIndication
- SYS\_enablePMMAccessProtect
- SYS enableRAMBasedInterruptVectors
- SYS disableRAMBasedInterruptVectors

The BSL controls are handled by

- SYS\_enableBSLProtect
- SYS disableBSLProtect
- SYS disableBSLMemory
- SYS\_enableBSLMemory
- SYS setRAMAssignedToBSL
- SYS\_setBSLSize

The JTAG Mailbox controls are handled by

- SYS JTAGMailboxInit
- SYS\_getJTAGMailboxFlagStatus
- SYS getJTAGInboxMessage16Bit
- SYS\_getJTAGInboxMessage32Bit
- SYS\_setJTAGOutgoingMessage16Bit
- SYS setJTAGOutgoingMessage32Bit
- SYS\_clearJTAGMailboxFlagStatus

# 20.3 Programming Example

The following example shows how to initialize and use the SYS API

SYS\_enableBSLProtect(SYS\_BASE);

# 21 TIMER $_A$

Introduction	57
API Functions	.58
Programming Example	.58

#### 21.1 Introduction

TIMER\_A is a 16-bit timer/counter with multiple capture/compare registers. TIMER\_A can support multiple capture/compares, PWM outputs, and interval timing. TIMER\_A also has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

This peripheral API handles Timer A hardware peripheral.

TIMER A features include:

- Asynchronous 16-bit timer/counter with four operating modes
- Selectable and configurable clock source
- Up to seven configurable capture/compare registers
- Configurable outputs with pulse width modulation (PWM) capability
- Asynchronous input and output latching
- Interrupt vector register for fast decoding of all Timer interrupts

TIMER A can operate in 3 modes

- Continuous Mode
- Up Mode
- Down Mode

TIMER\_A Interrupts may be generated on counter overflow conditions and during capture compare events.

The TIMER\_A may also be used to generate PWM outputs. PWM outputs can be generated by initializing the compare mode with TIMER\_A\_initCompare() and the necessary parameters. The PWM may be customized by selecting a desired timer mode (continuous/up/upDown), duty cycle, output mode, timer period etc. The library also provides a simpler way to generate PWM using TIMER\_A\_generatePWM() API. However the level of customization and the kinds of PWM generated are limited in this API. Depending on how complex the PWM is and what level of customization is required, the user can use TIMER\_A\_generatePWM() or a combination of Timer\_initCompare() and timer start APIs

The TIMER\_A API provides a set of functions for dealing with the TIMER\_A module. Functions are provided to configure and control the timer, along with functions to modify timer/counter values, and to manage interrupt handling for the timer.

Control is also provided over interrupt sources and events. Interrupts can be generated to indicate that an event has been captured.

This driver is contained in TIMER\_A.c, with TIMER\_A.h containing the API definitions for use by applications.

#### 21.2 API Functions

The TIMER\_A API is broken into three groups of functions: those that deal with timer configuration and control, those that deal with timer contents, and those that deal with interrupt handling.

TIMER A configuration and initialization is handled by

- TIMER\_A\_startCounter(),
- TIMER\_A\_configureContinuousMode(),
- TIMER\_A\_configureUpMode(),
- TIMER\_A\_configureUpDownMode(),
- TIMER\_A\_startContinuousMode(),
- TIMER A startUpMode(),
- TIMER\_A\_startUpDownMode(),
- TIMER\_A\_initCapture(),
- TIMER\_A\_initCompare(),
- TIMER\_A\_clear(),
- TIMER\_A\_stop()

TIMER A outputs are handled by

- TIMER\_A\_getSynchronizedCaptureCompareInput(),
- TIMER\_A\_getOutputForOutputModeOutBitValue(),
- TIMER\_A\_setOutputForOutputModeOutBitValue(),
- TIMER\_A\_generatePWM()
- TIMER\_A\_getCaptureCompareCount()
- TIMER A setCompareValue()

The interrupt handler for the TIMER A interrupt is managed with

- TIMER A enableInterrupt(),
- TIMER A disableInterrupt(),
- TIMER\_A\_getInterruptStatus(),
- TIMER\_A\_enableCaptureCompareInterrupt(),
- TIMER\_A\_disableCaptureCompareInterrupt(),
- TIMER A getCaptureCompareInterruptStatus(),
- TIMER\_A\_clearCaptureCompareInterruptFlag()
- TIMER A clearTimerInterruptFlag()

## 21.3 Programming Example

The following example shows some TIMER\_A operations using the APIs

59

```
{
       //Start TIMER_A
   TIMER_A_configureUpDownMode( TIMER_A1_BASE,
       TIMER_A_CLOCKSOURCE_SMCLK,
        TIMER_A_CLOCKSOURCE_DIVIDER_1,
       TIMER_PERIOD,
       TIMER_A_TAIE_INTERRUPT_DISABLE,
       TIMER_A_CCIE_CCR0_INTERRUPT_DISABLE,
        TIMER_A_DO_CLEAR
        );
   TIMER_A_startCounter( TIMER_A1_BASE,
                TIMER_A_UPDOWN_MODE
                );
    //Initialze compare registers to generate PWM1
   TIMER_A_initCompare(TIMER_A1_BASE,
        TIMER_A_CAPTURECOMPARE_REGISTER_1,
        TIMER_A_CAPTURECOMPARE_INTERRUPT_ENABLE,
       TIMER_A_OUTPUTMODE_TOGGLE_SET,
       DUTY_CYCLE1
       );
    //Initialze compare registers to generate {\tt PWM2}
   TIMER_A_initCompare(TIMER_A1_BASE,
       TIMER_A_CAPTURECOMPARE_REGISTER_2,
       TIMER_A_CAPTURECOMPARE_INTERRUPT_DISABLE,
       TIMER_A_OUTPUTMODE_TOGGLE_SET,
       DUTY_CYCLE2
        );
    //Enter LPM0
   __bis_SR_register(LPM0_bits);
    //For debugger
    __no_operation();
```

# 22 $\mathsf{TIMER}_B$

Introduction	. 61
API Functions	. 62
Programming Example	. 63

#### 22.1 Introduction

TIMER\_B is a 16-bit timer/counter with multiple capture/compare registers. TIMER\_B can support multiple capture/compares, PWM outputs, and interval timing. TIMER\_B also has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

This peripheral API handles Timer B harware peripheral.

TIMER B features include:

- Asynchronous 16-bit timer/counter with four operating modes
- Selectable and configurable clock source
- Up to seven configurable capture/compare registers
- Configurable outputs with pulse width modulation (PWM) capability
- Asynchronous input and output latching
- Interrupt vector register for fast decoding of all Timer B interrupts

Differences From Timer A Timer B is identical to Timer A with the following exceptions:

- The length of Timer B is programmable to be 8, 10, 12, or 16 bits
- Timer\_B TBxCCRn registers are double-buffered and can be grouped
- All Timer\_B outputs can be put into a high-impedance state
- The SCCI bit function is not implemented in Timer\_B

TIMER\_B can operate in 3 modes

- Continuous Mode
- Up Mode
- Down Mode

TIMER\_B Interrupts may be generated on counter overflow conditions and during capture compare events.

The TIMER\_B may also be used to generate PWM outputs. PWM outputs can be generated by initializing the compare mode with TIMER\_B\_initCompare() and the necessary parameters. The PWM may be customized by selecting a desired timer mode (continuous/up/upDown), duty cycle, output mode, timer period etc. The library also provides a simpler way to generate PWM using TIMER\_B\_generatePWM() API. However the level of customization and the kinds of PWM generated are limited in this API. Depending on how complex the PWM is and what level of customization is required, the user can use TIMER\_B\_generatePWM() or a combination of Timer\_initCompare() and timer start APIs

The TIMER\_B API provides a set of functions for dealing with the TIMER\_B module. Functions are provided to configure and control the timer, along with functions to modify timer/counter values, and to manage interrupt handling for the timer.

Control is also provided over interrupt sources and events. Interrupts can be generated to indicate that an event has been captured.

This driver is contained in TIMER\_B.c, with TIMER\_B.h containing the API definitions for use by applications.

#### 22.2 API Functions

The TIMER\_B API is broken into three groups of functions: those that deal with timer configuration and control, those that deal with timer contents, and those that deal with interrupt handling.

TIMER\_B configuration and initialization is handled by

- TIMER\_B\_startCounter(),
- TIMER B configureContinuousMode(),
- TIMER\_B\_configureUpMode(),
- TIMER\_B\_configureUpDownMode(),
- TIMER B startContinuousMode(),
- TIMER\_B\_startUpMode(),
- TIMER\_B\_startUpDownMode(),
- TIMER\_B\_initCapture(),
- TIMER B initCompare(),
- TIMER B clear(),
- TIMER\_B\_stop()
- TIMER\_B\_initCompareLatchLoadEvent(),
- TIMER B selectLatchingGroup(),
- TIMER B selectCounterLength(),

TIMER\_B outputs are handled by

- TIMER\_B\_getSynchronizedCaptureCompareInput(),
- TIMER B getOutputForOutputModeOutBitValue(),
- TIMER B setOutputForOutputModeOutBitValue(),
- TIMER B generatePWM()
- TIMER B getCaptureCompareCount()
- TIMER\_B\_setCompareValue()

The interrupt handler for the TIMER\_B interrupt is managed with

- TIMER\_B\_enableInterrupt(),
- TIMER\_B\_disableInterrupt(),
- TIMER\_B\_getInterruptStatus(),

**2012-10-25**<sub>1</sub>0 : 43 : 15\_0500

- TIMER\_B\_enableCaptureCompareInterrupt(),
- TIMER\_B\_disableCaptureCompareInterrupt(),
- TIMER B getCaptureCompareInterruptStatus(),
- TIMER\_B\_clearCaptureCompareInterruptFlag()
- TIMER B clearTimerInterruptFlag()

## 22.3 Programming Example

The following example shows some TIMER\_B operations using the APIs

```
//Start TIMER_B
TIMER_B_configureUpMode(
                          TIMER_B0_BASE,
 TIMER_B_CLOCKSOURCE_SMCLK,
 TIMER_B_CLOCKSOURCE_DIVIDER_1,
 511,
 TIMER_B_TBIE_INTERRUPT_DISABLE,
 TIMER_B_CCIE_CCRO_INTERRUPT_DISABLE,
 TIMER_B_DO_CLEAR
TIMER_B_startCounter( TIMER_B0_BASE,
       TIMER_B_UP_MODE
//Initialize compare mode to generate PWM1
TIMER_B_initCompare(TIMER_B0_BASE,
 TIMER_B_CAPTURECOMPARE_REGISTER_1,
 TIMER_B_CAPTURECOMPARE_INTERRUPT_DISABLE,
 TIMER_B_OUTPUTMODE_RESET_SET,
 383
 );
//Initialize compare mode to generate PWM2
TIMER_B_initCompare(TIMER_B0_BASE,
 TIMER_B_CAPTURECOMPARE_REGISTER_2,
 TIMER_B_CAPTURECOMPARE_INTERRUPT_ENABLE,
 TIMER_B_OUTPUTMODE_RESET_SET,
 128
 );
```

# 23 Tag Length Value

Introduction	65
API Functions	65
Programming Example	65

#### 23.1 Introduction

The TLV structure is a table stored in flash memory that contains device-specific information. This table is read-only and is write-protected. It contains important information for using and calibrating the device. A list of the contents of the TLV is available in the device-specific data sheet (in the Device Descriptors section), and an explanation on its functionality is available in the MSP430x5xx/MSP430x6xx Family UserŠs Guide

This driver is contained in tlv.c, with tlv.h containing the API definitions for use by applications.

#### 23.2 API Functions

The APIs that help in querying the information in the TLV structure are listed

- TLV\_getInfo() This function retrieves the value of a tag and the length of the tag.
- TLV getDeviceType() This function retrieves the unique device ID from the TLV structure.
- TLV getMemory() The returned value is zero if the end of the memory list is reached.
- TLV\_getPeripheral() The returned value is zero if the specified tag value (peripheral) is not available in the device.
- TLV getInterrupt() The returned value is zero is the specified interrupt vector is not defined.

## 23.3 Programming Example

The following example shows some tly operations using the APIs

66

# **24** WatchDog Timer (WDT $_A$ )

Introduction	67
API Functions	67
Programming Example	67

#### 24.1 Introduction

The Watchdog Timer (WDT\_A) API provides a set of functions for using the MSP430Ware WDT\_A modules. Functions are provided to initialize the Watchdog in either timer interval mode, or watchdog mode, with selectable clock sources and dividers to define the timer interval.

The WDT\_A module can generate only 1 kind of interrupt in timer interval mode. If in watchdog mode, then the WDT\_A module will assert a reset once the timer has finished.

This driver is contained in wdt\_a.c, with wdt\_a.h containing the API definitions for use by applications.

#### 24.2 API Functions

The WDT\_A API is one group that controls the WDT\_A module.

- WDT A hold
- WDT\_A\_start
- WDT A clearCounter
- WDT\_A\_watchdogTimerInit
- WDT\_A\_intervalTimerInit

## 24.3 Programming Example

The following example shows how to initialize and use the WDT\_A API to interrupt about every 32 ms, toggling the LED in the ISR.

```
//Enter LPM0, enable interrupts
__bis_SR_register(LPM0_bits + GIE);
//For debugger
__no_operation();
```

**2012-10-25**<sub>1</sub>0 : 43 : 15\_0500 **69** 

### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

# Products Amplifiers Data Converters DLP® Products DSP Clocks and Timers Interface Logic Power Mgmt Microcontrollers

RF/IF and ZigBee® Solutions

dataconverter.ti.com
www.dlp.com
dsp.ti.com
www.ti.com/clocks
interface.ti.com
logic.ti.com
power.ti.com
microcontroller.ti.com
www.ti-rfid.com
www.ti.com/lprf

amplifier.ti.com

Applications
Audio
Automotive
Broadband
Digital Control
Medical
Military
Optical Networking
Security
Telephony
Video & Imaging
Wireless

www.ti.com/audio www.ti.com/automotive www.ti.com/broadband www.ti.com/digitalcontrol www.ti.com/medical www.ti.com/opticalnetwork www.ti.com/security www.ti.com/telephony www.ti.com/video www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2012, Texas Instruments Incorporated