

# Spansion<sup>®</sup> Analog and Microcontroller Products



---

The following document contains information on Spansion analog and microcontroller products. Although the document is marked with the name "Fujitsu", the company that originally developed the specification, Spansion will continue to offer these products to new and existing customers.

## **Continuity of Specifications**

There is no change to this document as a result of offering the device as a Spansion product. Any changes that have been made are the result of normal document improvements and are noted in the document revision summary, where supported. Future routine revisions will occur when appropriate, and changes will be noted in a revision summary.

## **Continuity of Ordering Part Numbers**

Spansion continues to support existing part numbers beginning with "MB". To order these products, please use only the Ordering Part Numbers listed in this document.

## **For More Information**

Please contact your local sales office for additional information about Spansion memory, analog, and microcontroller products and solutions.

### ***Colophon***

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for any use that includes fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for any use where chance of failure is intolerable (i.e., submersible repeater and artificial satellite). Please note that Spansion will not be liable to you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products. Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions. If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the US Export Administration Regulations or the applicable laws of any other country, the prior authorization by the respective government entity will be required for export of those products.

### ***Trademarks and Notice***

The contents of this document are subject to change without notice. This document may contain information on a Spansion product under development by Spansion. Spansion reserves the right to change or discontinue work on any product without notice. The information in this document is provided as is without warranty or guarantee of any kind as to its accuracy, completeness, operability, fitness for particular purpose, merchantability, non-infringement of third-party rights, or any other warranty, express, implied, or statutory. Spansion assumes no liability for any damages of any kind arising out of the use of the information in this document.

Copyright © 2013 Spansion Inc. All rights reserved. Spansion®, the Spansion logo, MirrorBit®, MirrorBit® Eclipse™, ORNAND™ and combinations thereof, are trademarks and registered trademarks of Spansion LLC in the United States and other countries. Other names used are for informational purposes only and may be trademarks of their respective owners.

---

**FM3 FAMILY**  
32-BIT MICROCONTROLLER  
**MB9BFXXX**

---

**HARDWARE SET-UP**

APPLICATION NOTE

## Revision History

Date	Issue
2011-02-03	V1.0; MWi; 1 <sup>st</sup> version
2011-03-24	V1.1; HLi; update crystal supplier links

This document contains 22 pages.

## Warranty and Disclaimer

The use of the deliverables (e.g. software, application examples, target boards, evaluation boards, starter kits, schematics, engineering samples of IC's etc.) is subject to the conditions of Fujitsu Semiconductor Europe GmbH ("FSEU") as set out in (i) the terms of the License Agreement and/or the Sale and Purchase Agreement under which agreements the Product has been delivered, (ii) the technical descriptions and (iii) all accompanying written materials.

Please note that the deliverables are intended for and must only be used for reference in an evaluation laboratory environment.

The software deliverables are provided on an as-is basis without charge and are subject to alterations. It is the user's obligation to fully test the software in its environment and to ensure proper functionality, qualification and compliance with component specifications.

Regarding hardware deliverables, FSEU warrants that they will be free from defects in material and workmanship under use and service as specified in the accompanying written materials for a duration of 1 year from the date of receipt by the customer.

Should a hardware deliverable turn out to be defect, FSEU's entire liability and the customer's exclusive remedy shall be, at FSEU's sole discretion, either return of the purchase price and the license fee, or replacement of the hardware deliverable or parts thereof, if the deliverable is returned to FSEU in original packing and without further defects resulting from the customer's use or the transport. However, this warranty is excluded if the defect has resulted from an accident not attributable to FSEU, or abuse or misapplication attributable to the customer or any other third party not relating to FSEU or to unauthorised decompiling and/or reverse engineering and/or disassembling.

FSEU does not warrant that the deliverables do not infringe any third party intellectual property right (IPR). In the event that the deliverables infringe a third party IPR it is the sole responsibility of the customer to obtain necessary licenses to continue the usage of the deliverable.

In the event the software deliverables include the use of open source components, the provisions of the governing open source license agreement shall apply with respect to such software deliverables.

To the maximum extent permitted by applicable law FSEU disclaims all other warranties, whether express or implied, in particular, but not limited to, warranties of merchantability and fitness for a particular purpose for which the deliverables are not designated.

To the maximum extent permitted by applicable law, FSEU's liability is restricted to intention and gross negligence. FSEU is not liable for consequential damages.

Should one of the above stipulations be or become invalid and/or unenforceable, the remaining stipulations shall stay in full effect.

The contents of this document are subject to change without a prior notice, thus contact FSEU about the latest one.

# Contents

<b>REVISION HISTORY .....</b>	<b>2</b>
<b>WARRANTY AND DISCLAIMER .....</b>	<b>3</b>
<b>CONTENTS .....</b>	<b>4</b>
<b>1 INTRODUCTION .....</b>	<b>6</b>
<b>2 MINIMUM SYSTEM.....</b>	<b>7</b>
2.1 Schematic (RS232 Programming) .....	7
2.1.1 Serial Interface .....	7
2.2 Schematic (USB Programming).....	8
2.2.1 USB Interface .....	8
2.3 Power supply.....	8
2.4 Analog Digital Converter Supply Pins .....	8
2.5 Analog Input Pins .....	9
2.6 Reset/Init Pin (INITX) .....	9
2.7 C Pin .....	9
2.8 Clock Source.....	9
2.9 Mode Pins .....	9
2.9.1 Flash-(A)synchronous-Serial-Programming-Mode .....	9
2.9.2 Flash-(A)synchronous-USB-Programming-Mode .....	9
2.9.3 Run Mode .....	9
2.10 NC Pins 9	
<b>3 LAYOUT AND ELECTROMAGNETIC COMPATIBILITY.....</b>	<b>10</b>
3.1 General .....	10
3.2 Power Line Routing .....	10
3.3 C Pin Decoupling.....	11
3.4 Power Supply Decoupling .....	12
3.5 Quartz Crystal Placement and Signal Routing.....	14
3.6 Other documents.....	14
3.7 Resonator/Crystal IC matcher .....	14
3.8 MCU Pin Summary.....	15
<b>4 PORT INPUT / UNUSED PINS / LATCH-UP.....</b>	<b>16</b>
4.1 Port Input / Unused Digital I/O Pins .....	16
4.2 Latch-up consideration (switch).....	17
<b>5 JTAG CONNECTION.....</b>	<b>21</b>

---

5.1	JTAG/SWD.....	21
5.2	ETM Trace Port.....	22

## 1 Introduction

This application note describes how to set up a hardware environment for Fujitsu Cortex™-M3 (FM3) MCUs. As an example the MB9BF50xN MCU is used.




## 2 Minimum System

THIS CHAPTER GIVES AN EXAMPLE OF A MINIMUM HARDWARE SYSTEM

### 2.1 Schematic (RS232 Programming)

The following graphic shows a schematic of a minimum hardware system, which uses the UART asynchronous channel for Flash programming. Note that for other MCU families a different pinning is needed.



- \*1 only needed if sub clock necessary
- \*2 please refer to chapter 3
- \*3 If PCB has good EMI routing, resistors can be 0Ω for mode pins
- \*4 If USB UDPn and UDMn ports are used for USB, connect USBVcc to 3.3 V,  
if UDPn and UDMn are used as GPIO, connect USBVcc to Vcc

#### 2.1.1 Serial Interface


The “PC connection” section is only needed, if no 3...5V external serial data lines for programming are existing. The MAX3232 is a standard level shifter, which converts the 3...5V levels of the MCU to  $\pm 12$ V RS232V24 levels and vice versa.

Please consider, that the internal charge pumps of the level shifter can produce noise on the +3...5 Volts line, which can influence the ADC, if AVcc and AVRH are directly (unfiltered) connected to it.

Consider that the logic level at Port P60 determines UART or USB programming. If the port is not used in the user’s application and USB programming is not needed, it can also directly connected to GND (considering good EMI routing). Do not switch this port to output mode in this case!

## 2.2 Schematic (USB Programming)

The following graphic shows a schematic of a minimum hardware system, which uses the USB function for Flash programming. Note that for other MCU families a different pinning is needed.



- \*1 only needed if sub clock necessary
- \*2 please refer to chapter 3
- \*3 If PCB has good EMI routing, resistors can be 0Ω for mode pins
- \*4 Provide Level shifter from VBUS (+5 Volts) to MCU-Vcc, if MCU-Vcc is different from +5 Volts

### 2.2.1 USB Interface

The MCU can be supplied either by external power or by VBUS connection to the USB host. In any case, for USBVcc +3.3 Volts are needed. Use an 3.3V-regulator for USBVcc, if VBUS is used for powering the MCU.

Please consider, that the internal charge pumps of the level shifter can produce noise on the +3...5 Volts line, which can influence the ADC, if AVcc and AVRH are directly (unfiltered) connected to it.

### 2.3 Power supply

The power supply should be from 2.7 Volts to 5.5 Volts for normal usage depending on the used FM3 series. Refer to the datasheet for maximum and minimum power supply voltages. In any case provide 3.3 Volts to USBVcc, if USB functionality is needed. USBVcc can be connected to Vcc, if the USB data ports (USDmN, USDpN) only used as digital I/O ports.

### 2.4 Analog Digital Converter Supply Pins

The analog converter supply pins (AVcc, AVss, AVRH) should be connected even if the ADC of the MCU is not used to avoid latch-up conditions on the analog pins even if they are switch to digital input.

## 2.5 Analog Input Pins

Because the ADC works with an internal sample capacitor the input impedance and external capacity must be low. Refer to the corresponding datasheet, ADC electrical characteristics chapter for recommended impedance and capacity.

## 2.6 Reset/Init Pin (INITX)

To reset the MCU a switch connects this pin to Vss (GND). Additionally a capacitor has to be connected between Vss and the INITX pin for debouncing the switch and for EMI protection. From experience Fujitsu recommend a capacity of not more than 1 nF. This capacity covers the most common frequency protection in a wide range. Higher capacities and high impedance may cause latch-up effects together with an RSTX-Switch and low EMI protection.

## 2.7 C Pin

A 1..10 $\mu$ F ceramic capacitor (dielectric X7R, e. g. 4,7 $\mu$ F) *must* be connected close to the C pin of the MCU. Otherwise the MCU may not operate correct or will be damaged in worst case. Also see chapter 3.

## 2.8 Clock Source

A clock source should be provided to the MCU. Therefore crystals or external clock signals can be used. For external source pin X0 (X0A) is used whereby pin X1 (X1A) is not connected.

Also refer to the chapter *Handling Devices* in the corresponding datasheet for details.

## 2.9 Mode Pins

The mode pins signalize the MCU the current operation mode. They should be pulled-up with 2k resistors. If the PCB routing protects ESD and EMI influence, the mode pins can be connected directly to Vcc and Vss (GND) depending on needed logic level. See chapter 4 for details.

The following settings are used for the both modes mentioned above:

### 2.9.1 Flash-(A)synchronous-Serial-Programming-Mode

MD0	MD1	P60
1	0	0

### 2.9.2 Flash-(A)synchronous-USB-Programming-Mode

MD0	MD1	P60
1	0	1

### 2.9.3 Run Mode

MD0	MD1	P60
0	0	Don't care

## 2.10 NC Pins

Do not leave input pins open. If not possible, switch pin to output.

Read Chapter 4 for how to proceed with unused (not connected) pins.

### 3 Layout and Electromagnetic Compatibility

THIS CHAPTER GIVES SOME TIPS FOR LAYOUT DESIGN

#### 3.1 General

To avoid ESD problems and noise emission of the system some rules for the layout design has to be observed.

The most critical point is the C pin because this is the connection to the internal 1.2 V supply for the MCU core. Thus the two decoupling capacitors have to be placed very near to this pin.

Also the ground and Vcc routing has to be done carefully. Vcc lines should be routed in star shape. We recommend a Vss ground plane *on the mounting side* just under the MCU. For both Vcc and Vss only *one* connection to the rest of the circuit should be done, otherwise noise is carried-over from and to the MCU. Decoupling capacitors (DeCaps) have to be placed as nearest as possible to the related pins. If they are placed too far away their function becomes useless.


If crystals are used, they have to be placed as nearest as possible to the Xn(A) pins.

If possible all decoupling capacitors should be placed on the same mounting side as the MCU.

#### 3.2 Power Line Routing


In general the Vcc and Vss lines should not be routed in “chains”, but in “star shape”. For Vss a ground plane is recommended which covers the chip package, and is connected in *one* point to Vss of the whole circuit.

Below is a example of a bad and a good power line routing:




### 3.3 C Pin Decoupling

The following routing and placement for single sided metal layer is recommended (Note, that in all following illustrations the mounting metal layer is drawn in black and the back side metal layer in gray):




The following routing and placement for double sided metal layer is recommended. Note that despite the capacitors are placed on the opposite side as the MCU, this solution is the best.




### 3.4 Power Supply Decoupling

DeCaps for power supply have to be placed within the “current flow”. Otherwise they are senseless, because then their function become inoperable. The following graphic illustrates this:




For EMI reasons all decoupling capacitors should have the same capacitance, so that all have a common resonance frequency. Fujitsu recommends 10nF (~100 MHz resonance) to 100nF (~10 MHz resonance) depending on application. For further detailed information please refer to the application note *16bit-EMC-Guideline* which is also valid for 32 bit MCUs.


The following routing and placement for single sided metal layer is recommended:



The following routing and placement for double sided metal layer is recommended. Note that despite the capacitor is placed on the opposite side as the MCU, this solution is the best like for the C pin.




If mounting on both sides is not possible the following placement and routing is recommended:




### 3.5 Quartz Crystal Placement and Signal Routing

The crystal has to be placed as nearest as possible to the MCU. Therefore the oscillator capacitors has to be placed “behind” the crystal.

For single metal layer circuit board the following placement and signal routing is recommended:



For double sided metal layer layout the following is recommended:



### 3.6 Other documents

For further detailed information please refer to the application note *16bit-EMC-Guideline* which are also valid for 32 bit MCUs.

### 3.7 Resonator/Crystal IC matcher

Proposals for resonators/crystals can be found on following websites:

muRata: <http://search.murata.co.jp/Ceramy/ICsearchAction.do?sLang=en>

Kyocera/AVX: <http://www3.kyocera.co.jp/electro/app/en/searchTopShow.do>

Please consider the recommendations of the application note MCU-AN-300007.



### 3.8 MCU Pin Summary

The following table shows the EMC critical pins and gives short information about how to connect them.

Pin name	Function
VCC	Main supply for IO buffer MCU core, close to input the internal 1.2V regulator, close to crystal oscillator
VSS	Main supply for IO buffer and MCU core, close to the internal 1.2V regulator, close to crystal oscillator
C	External 1..10 $\mu$ F ceramic capacitor (dielectric X7R) as smooth capacitors for internal 1.2V regulator output, it is used for supply of the MCU core. Note, that this pin leads the most of noise. Refer to the datasheet of used MCU series for selection of capacitance value.
AVCC	Power supply for the A/D converter
AVSS	Power supply for the A/D converter
AVRH	Reference voltage input for the A/D converter
USBVCC	Power supply for internal USB host/function. Use voltage according datasheet and purpose of supplied pins (USB or GPIO)
X0, X0A	Oscillator input, if not used so shall be connected with pull-up or pull-down resistor (see datasheet)
X1, X1A	Oscillator output, the crystal and bypass capacitor must be connected via shortest distance with X1/X1A pin, if not used so shall be open

## 4 Port Input / Unused Pins / Latch-up


How to connect Input Port Pins and how to proceed with unused Pins

### 4.1 Port Input / Unused Digital I/O Pins

It is strongly recommended to do not leave digital I/O pins unconnected, while they are switched to input. In this case those pins can enter a so-called *floating state*. This can cause a high  $I_{CC}$  current, which is adverse to low power modes. Also damage of the MCU can happen.

Use the internal pull-up resistors in this case. If not, use external pull-up or pull-down resistors to define the input-level.

Never connect a potential divider with almost same resistor values.



Be careful with connection of input pins to other devices, which can go into High-Z states. Always use internal pull-up or external pull-up or pull-down resistors in this case.

Outputs from external digital circuits should always be connected via a serial resistor to a MCU input pin to prevent latch-up effects caused by under- or overshoots (4.2).

Debouncing and decoupling capacitors should always be chosen as smallest as possible. Please refer to chapter 4.2.


All pins are set to input after their power-on default, if they do not share an analog port. Analog ports have the digital I/O functionality disabled after reset. They may be left open, but for ESD protection they should be terminated with a pull-up/-down resistor, if not used.

**Do not connect any input ports directly to  $V_{CC}$  or  $V_{SS}$  (GND) if PCB routing and power supply can carry noise! Use pull up or down resistors (2k ... 4k Ohms).**

#### 4.2 Latch-up consideration (switch)

Be careful with external switches to  $V_{CC}$  or ground together with debouncing capacitors connected to port pins.


A usual configuration is shown in the following schematic:




$R_{PD}$  is a pull-down resistor and  $C_{DB}$  a debouncing capacitor. If the switch  $SW$  is open, a “0” is read from the port pin  $P_{xy}$ . If the switch is closed the input changes to “1”.

From the physical aspect, it has to be considered, that the switch is often placed in distance to the MCU by cable, wire, or circuit path. The longer the circuit path is the higher will be its inductivity  $L_x$  (and capacity  $C_x$ ).


An equivalent circuit diagram looks like the following illustration:




By closing the switch  $SW$  at time  $t_0$  the following voltage can be measured at point (A):



But at the port pin Pxy on point (B) the following voltage can be measured:




By closing the switch SW the circuit becomes a parallel oscillator with the wire-inductivity  $L_X$ , the debouncing capacity  $C_X$  and the damping  $R_{PD}$  of the pull-down resistor (Assume the power supply to be ideal, i. e. it has no internal resistance):



Because  $R_{PD}$  is often chosen high ( $> 50 \text{ K Ohms}$ ), its damping effect is weak.

This (weakly) attenuated oscillator causes voltage overshoots on the port pin, drawn in red in the illustration below:



These overshoots may cause an internal latch-up on the port pin, because the internal clamping diode connected to  $V_{CC}$  becomes conductive. Similar is the effect, if the switch SW is opened. In this case there are under shoots on the port pin.


The frequency of the oscillation can be calculated by

$$f_{OSC} = \frac{1}{2\pi\sqrt{L_X C_{DB}}}$$


The inductivity  $L_X$  is the unknown value and depends on the PCB, its routing, and the wire lengths.

There are two counter measurements to prevent from latch-up.

One solution is to decrease the capacity of the debouncing capacitor. This increases the oscillation frequency, and the over-all energy of the overshoots is smaller.




“big” capacity




“small” capacity

This solution has two disadvantages: First the debouncing effect decreases and second, there is no guarantee, that the latch-up condition is eliminated.

A better solution is to use a series resistor at the port pin like in the following schematic:



The series resistor  $R_S$  reduces the amplitude of the oscillation and decreases the voltage offset at first. The resistor must not be chosen too high, so that the port pin input voltage  $V_P$  is within the positive CMOS/TTL/Automotive level.




## 5 JTAG Connection

THIS CHAPTER DISCUSSES THE PORT CONNECTION FOR JTAG DEBUGGING

### 5.1 JTAG/SWD

The FM3 MCU family supports JTAG debugging for full JTAG and SWD. The following schematic shows the connection for the MB9BF50xN as an example. Refer to the corresponding datasheet for different FM3 derivatives and their JTAG/SWD pin locations.



\*1 Only needed, if SWD connector should also provide JTAG lines

## 5.2 ETM Trace Port

Besides the JTAG/SWD ports the FM3 MCU family supports also debug trace ports. The following schematic shows the connection for the MB9BF50xN as an example. Refer to the corresponding datasheet for different FM3 derivatives and their ETM port pin locations.

