# **QMTECH CYCLONE IV STARTER KIT**

**USER MANUAL** 



### Preface

The QMTech® Cyclone IV Starter Kit uses Intel(Altera) EP4CE15F23 device to demonstrate Intel's leadership in offering power-efficient FPGAs. With enhanced architecture and silicon, advanced semiconductor process technology, and power management tools, power consumption for Cyclone IV FPGAs has been reduced by up to 25 percent compared to Cyclone® III FPGAs. The result is the lowest power consumption of any comparable FPGA.

Users could visit QMTECH official website from here: <u>http://www.chinaqmtech.com/</u>



### **Table of Contents**

1. QMTECH CYC	LONE IV STARTER KIT INTRODUCTION
1.1 KIT C	VERVIEW
1.2 CYCL	ONE IV STARTER KIT TOP VIEW3
2. EXPERIMENT	(1): USB TO SERIAL PORT4
3. EXPERIMENT	(2): VGA DISPLAYS7
1. EXPERIMENT	(3): GMII ETHERNET TEST10
2. REFERENCE	15
3. REVISION	16



# 1. QMTECH Cyclone IV Starter Kit Introduction

### 1.1 Kit Overview

Cyclone IV Starter Kit provides several user interfaces to meet different customer needs. Below section lists the detailed info of these user interfaces:

- > USB to UART Serial Port, by using Silicon Labs' CP2102-GMR chip.
- > 16bit(RGB565) VGA display interface, by using resistor dividers;
- GMII ethernet interface, by using Realtek's RTL8211EG chip;
- > CMOS/CCD camera interface, by using 18pin female header;
- > Two Digilent PMOD standard compatible female headers;
- 7-SEG LEDs for user info display;

### 1.2 Cyclone IV Starter Kit Top View

Below figure shows the top view of Cyclone IV Starter Kit. The development board's dimension is 99.6mm x 99.6mm. Below images shows the detailed functional parts of this kit.



Figure 1-1. Cyclone IV Starter Kit Top View



# 2. Experiment (1): USB to Serial Port

The CP2102-GMR is a USB 2.0 to serial port bridge chip designed by Silicon Labs. The CP2102-GMR includes a USB 2.0 full-speed function controller, USB transceiver, oscillator, UART and eliminates the need for other external USB components are required for development. Below figure shows the hardware design of CP2102-GMR on the Cyclone IV Starter Kit.





Before start to test the CP2102-GMR's USB to UART serial communication function, make sure all the hardware connections of the development kit are correctly connected. Altera USB Blaster's JTAG cable shall be connected to development board's JTAG interface. Then power on the development kit with 5V DC power source and plug the Mini-USB cable in the daughter board, below figure shows an example hardware setup:





All the test examples are developed in the Quartus II 15.1environment. Open the CP2102 test project located in this release folder: /Software/Project05\_CP2102\_UART. Below figure shows the example project of uart\_top:



Figure 2-2. CP2102 UART Communication Test Example

In this example project, the default communication parameters are: 9600bps, 8 data bit, No Parity Check, 1 stop bit. If users want to test other communication parameters, change the source code accordingly.

📙 uart_rx_path. v 🗙 🔚 uart_top. v 🗵	🔚 uart_tx_path.v🗙
1 `timescale lns / lp:	8
2	
3 = module uart_rx_path	
input cik_1,	
6 Input dait_IX_I	
7 output [7:0] ua:	rt rx data o.
8 output uart rx	jone,
9 output baud bps	tb //for simulation
10 );	-
11	
12 parameter [12:0] BA	JD_DIV = 13'd5208; //波特率时钟, 9600bps, 50Mhz/9600=5208
13 parameter [12:0] BA	JD_DIV_CAP = 13'd2604; //波特举时钟中间米样点,50Mhz/9600/2=2604
	。
15 reg [12:0] baud_div	10; // (()村华区重片)(3)奋 // 新提立程片(合具
17 reg baud_pps=0;	// 3430-7/17/16-19-1
18 always@(posedge_clk	1) // 成为于十月马小小公
19 Ebegin	/
20 if (baud_div==BA	JD_DIV_CAP)
📒 uart_rx_path. v 🛛 📒 uart_top. v 🗵 🔚 uart	tx_path.vX
l `timescale lns / lps	
2 2 Decipie wast to path (	
4 input clk i,	
5	
6 input [7:0] uart_tx_da	.ta_i, //符发达数据
8 Input uart_tx_en_1,	// 友达及运住能信号
9 output uart_tx_o	
10	
12 parameter BAUD DIV = 1	3145208· //波特率时钟、9600bps、50Mpz/9600=5208、波特率可调
13 parameter BAUD DIV CAP = 1	.3'd1604; //波特率时钟中间采样点,50Mnz/9600/2=2604,波特率可调
14	
15 reg [12:0] baud div=0;	
17 (* MARKDEBUG = "TRUE" *) re	///WWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWW
18 (* MARKDEBUG = "TRUE" *) re	g[3:0] bit_num=0; //发送数据个数计数器
19 reg uart_send_flag=0;	//数据反达标志位
21 reg uart_tx_0_r=1;	/ / 22.203月1日 町 11:4年 > 「20.3月1人125112」(円)



After the CP2102 communication test project correctly synthesized, implemented and generated \*.sof file, users could use Quartus program tool to program the generated \*.sof file into FPGA. Below image shows the FPGA program status with program tool.



#### Figure 2-3. Program \*.sof File

The CP2102 example test project's main functionality is performing an UART loopback communication. The FPGA program will send the received UART data back to the PC. Below figure shows user employees some PC based UART test tool to send data to FPGA: <u>http://www.cmsoft.cn\_QQ:10865600</u>. After a short while the PC UART test tool will receive the same data stream from FPGA, which means the CP2102 loopback test program is running correctly.



Figure 2-4. UART Loopback Test



# 3. Experiment (2): VGA Displays

The RGB signal accepted by the color monitor is an analog signal, one for each color, in the range 0V to 0.7V according to the VGA spec. So the digital color signal generated by the video controller should be converted to an analog signal. The daughter board uses resistor to form a voltage divider circuit in combination with the 75 ohm load resistance of VGA monitor. Below image shows the hardware design.



Figure 3-1. VGA Display Hardware Designs

Before start to test the VGA display function, make sure all the hardware connections of the development kit are correctly connected. Altera USB Blaster's JTAG cable shall be connected to Cyclone IV Starter Kit's JTAG interface. Then power on the development kit with 5V DC power source and the VGA cable shall also be plugged in the board, below figure shows an example hardware setup:





Open the VGA test project located in this release folder: /Software/Project08\_VGA. Below figure shows the example project of VGA\_test:



#### Figure 3-2. VGA Display Function Test

In this example project, the default VGA output resolution parameter is 1024x768@60Hz. If users want to test other display parameters, change the source code accordingly.



#### Figure 3-3. VGA Display Parameters

After the VGA display test project correctly synthesized, implemented and generated \*.sof file, users could use Altera Quartus program tool to program the generated \*.sof file into FPGA. Below image shows the FPGA program status with program tool.



ile Edit View	Project Assignments Processing	Tools Window He		ι.								6			Ś
	N D D C voa test	Turn Turn I	/ <b>/ / /</b> / / @ ►		표 🔉 🗛							0	earch aitera.t	20111	_
oject Navigator	A Hierarchy	Compilation Repo	rt-vga_test 🖂 🚭	Pin Planner		vga_test	t.v 🗵	*	Chi	ain1.cdf*	×				
Cuelene M E: ED4	Entity:Instance	🔔 Hardware Setup	USB-Blaster (USB-0)				Mode:	JTAG		•	Progress:		100% (Succe	issful)	
vga_test n	001012000	Enable real-time IS	P to allow background progra	amming when availabl	e										
> /* pltpll_ins		No Start	File	Device	Checksum	Usercode	Program/ Configure	Verify	Blank- Check	Examine	Security	Erase	ISP CLAMP		
		Stop	output_files/vga_test.sof	EP4CE15F23	000E64E6	000E64E6									
		Auto Detect													
		X Delete													
		Change File													
		Save File													-
		Add Device		ore-;											
		1 <sup>μ</sup> ώ Down		P23											
	>														
Type ID > 0 3321	Message 46 Worst-case minimum pu Analyzing Fast 1200mV	lse width slack OC Model	is 7.389												
<															>

### Figure 3-4. Program FPGA

After the FPGA correctly loaded the vga\_test.sof file and users pressed the SW1 button on development board, the VGA monitor will display different color patterns. Below image shows the example color bar pattern.



Figure 3-5. VGA Display Test



# 1. Experiment (3): GMII Ethernet Test

The daughter board uses RTL8211EG to implement the 10M/100M/1000M triple speed ethernet interface. It provides all the necessary physical layer functions to transmit and receive ethernet packets over the CAT.5 UTP cable. The data transfer between PHY and FPGA is via the Gigabit Media Independent Interface(GMII) for 1000Base-T. The RTL8211EG-VB chip supports 3.3V signaling for GMII interface. Below image shows the hardware design of RTL8211EG:



#### Figure 1-1. RTL8211 Hardware Design

Before start to test the GMII ethernet communication function, make sure all the hardware connections of the development kit are correctly connected. Altera USB Blaster's JTAG cable shall be connected to Cyclone IV Starter Kit's JTAG interface. The ethernet cable shall be plugged in the board and the test computer simultaneously. Then power on the development kit with 5V DC power source. Below figure shows an example hardware setup:







#### Figure 1-2. Test Setup

Use Quartus II 15.1 to open the GMII ethernet test project located in this release folder: /Software/ Project09\_Test\_Ethernet. Below figure shows the example project of ethernet\_test:





After the ethernet test project correctly synthesized, implemented and generated \*.sof file, users could use Altera Quartus program tool to program the generated \*.sof file into FPGA. Below image shows the FPGA program status with program tool.

🕥 Quartus Prime	Standard Edition - E:/Altera/Cyc	lone_IV/	W/Project09_GMII_Ethernet/ethernet_test - ethernet_test	- 0	x c
<u>F</u> ile <u>E</u> dit <u>V</u> iew	Project Assignments Processing	Tools	<u>Window</u> Help 🤜	Search altera.com	n 📢
0 🗖 🖬 🖌	) 💼 🤊 (* ethernet_test		<ul> <li>✓ ♦ ♦ ♦ □ ► ► K ♀ ♥ ▲ ♦ ₩</li> </ul>		
Project Navigator	A Hierarchy ▼ ≡ 📮 🗗 ×		ethernet_test.v		
	Entity:Instance	- <b>F</b>	18 (7) [罪 律   15 12] (10 📡   12   133 三		
Cyclone IV E: EP4	CE15F23C8	1	'timescale ins / 1ps		
✓ ₱₱ ethernet_test	<u>Å</u>	3	// Module Name: ethernet_test		
sid_hub:a	uto_hub	4	module ethernet test(		
> bbo sld_signa	tap:auto_signattap_0	6	input reset_n,		
> 🐔 ram:ram_	nst	8	output e_reset,		
> 🔤 udp:u1		10	// Output CLK_25_ASIC,		
		11	inout e_mdio,		
		12	input e_rxc, //125Mhz ethernet gmii rx clock		
		14	input e_rxdv,		
		16	input [7:0] e_rxd,		
		17	input e txc. //25Mbz ethernet mii tx clock		
		19	output e_gtxt, //25Mhz ethernet gmil tx clock		
		20	output e_txen,		
		22	output [7:0] e_txd		
		24	,,		
		25	wire [31:0] ram wr data:		
		27	wire [31:0] ram_rd_data;		
		28	wire [S:0] ram_wr_daddr;		
		30	assin e dive-e rvc: //diversellation		
		32	assign e_reset = 1 b1;		
		33	wire [31:0] datain_reg;		
		35	wing [2:0] two states		
<	>	<			>
* Type ID	Message				
8					
#					
System Pro	cessing				
E Cystem 110	,		Ln 25 Col 1 Veriloo HDL File	0%	00:00:00

#### Figure 1-3. FPGA Program

Users could check the ethernet connection status in the Windows OS. Below images shows the ethernet communication speed between the FPGA development board and the test computer is 1Gbps based.

🏺 以太网 状态		×
常规		
连接 —		_
IPv4 连接:	无网络访问权限	Į
IPv6 连接:	无网络访问权限	ł
媒体状态:	已启用	1
持续时间:	00:01:02	2
速度:	1.0 Gbps	ŝ
详细信息	.( <u>E</u> )	
活动 ———		_
	eggi — 👽 — eigy	:
数据包:	87   0	)
♥属性(₽)	♥禁用(D) 诊断(G)	
	关闭(	<u>(C)</u>



In order to finish this ethernet test, users need to set the Windows's Static IP into 192.168.0.3:

Internet 协议版本 4 (TCP/IPv4) 属性		×
常规		
如果网络支持此功能,则可以获取自动措 络系统管理员处获得适当的 IP 设置。	派的 IP 设置。否则,你需要从网	
○ 自动获得 IP 地址(Q) ●使用下面的 IP 地址(S):		
IP 地址([):	192.168.0.3	
子网掩码( <u>U</u> ):	255 . 255 . 255 . 0	
默认网关( <u>D</u> ):	192.168.0.1	
○ 自动获得 DNS 服务器地址(B)		
●使用下面的 DNS 服务器地址(E):		
首选 DNS 服务器(P):		
备用 DNS 服务器( <u>A</u> ):		
□退出时验证设置(L)	高级(⊻)	]
	确定取消	

#### Figure 1-4. Configure PC's IP

Run Windows Command Console as administrator. In that DOS type command window bind the development board's IP address(192.168.0.2) and MAC address (00-0a-35-01-fe-c0) by typing command: ARP -s 192.168.0.2 00-0a-35-01-fe-c0:



Figure 1-5. Binding IP and MAC



Open the NetAssist ethernet debug tool and set the communication parameters as shown in below figure. Then press the [Send] button to send the test data <u>http://www.cmsoft.cn QQ:10865600</u> to the FPGA development board. In response, the FPGA will send back test data "HELLO QMTECH BOARD" to the test PC.



Figure 1-6. GMII Ethernet Test Result



#### Reference 2.

- [1] ep4ce15f23-starter-kit.pdf
   [2] an592.pdf
   [3] an592\_ch.pdf
   [4] cyiv-5v1.pdf
   [5] cyiv-5v2.pdf
   [6] cyiv-5v3.pdf
   [7] pag 01008 pdf

- [7] pcg-01008.pdf



# 3. Revision

Doc. Rev.	Date	Comments
0.1	17/04/2019	Initial Version.
1.0	18/04/2019	V1.0 Formal Release.

