



# PCA8575

Remote 16-bit I/O expander for I<sup>2</sup>C-bus with interrupt

Rev. 02 — 21 March 2007

Product data sheet

## 1. General description

---

The PCA8575 provides general purpose remote I/O expansion for most microcontroller families via the two-line bidirectional I<sup>2</sup>C-bus (serial clock (SCL), serial data (SDA)).

The device consists of a 16-bit quasi-bidirectional port and an I<sup>2</sup>C-bus interface. The PCA8575 has a low current consumption and includes latched outputs with high current drive capability for directly driving LEDs.

The PCA8575 also possesses an interrupt line ( $\overline{\text{INT}}$ ) which can be connected to the interrupt logic of the microcontroller. By sending an interrupt signal on this line, the remote I/O can inform the microcontroller if there is incoming data on its ports without having to communicate via the I<sup>2</sup>C-bus. The internal Power-On Reset (POR) initializes the I/Os as inputs.

## 2. Features

---

- 400 kHz I<sup>2</sup>C-bus interface
- 2.3 V to 5.5 V operation with 5.5 V tolerant I/Os
- 16-bit remote I/O pins that default to inputs at power-up
- Latched outputs with 25 mA sink capability for directly driving LEDs
- Total package sink capability of 400 mA
- Active LOW open-drain interrupt output
- 8 programmable slave addresses using 3 address pins
- Readable device ID (manufacturer, device type, and revision)
- Low standby current (10  $\mu\text{A}$  max.)
- $-40\text{ }^{\circ}\text{C}$  to  $+85\text{ }^{\circ}\text{C}$  operation
- ESD protection exceeds 2000 V HBM per JESD22-A114, 200 V MM per JESD22-A115, and 1000 V CDM per JESD22-C101
- Latch-up testing is done to JEDEC standard JESD78 which exceeds 100 mA
- Packages offered: SO24, SSOP24 (QSOP24), TSSOP24, HVQFN24, DHVQFN24

## 3. Applications

---

- LED signs and displays
- Servers
- Industrial control
- Medical equipment
- PLCs
- Cellular telephones

- Gaming machines
- Instrumentation and test measurement

## 4. Ordering information

Table 1. Ordering information

Type number	Topside mark	Package		Version
		Name	Description	
PCA8575D	PCA8575D	SO24	plastic small outline package; 24 leads; body width 7.5 mm	SOT137-1
PCA8575DB	PCA8575DB	SSOP24	plastic shrink small outline package; 24 leads; body width 5.3 mm	SOT340-1
PCA8575DK	PCA8575	SSOP24 <sup>[1]</sup>	plastic shrink small outline package; 24 leads; body width 3.9 mm; lead pitch 0.635 mm	SOT556-1
PCA8575PW	PCA8575PW	TSSOP24	plastic thin shrink small outline package; 24 leads; body width 4.4 mm	SOT355-1
PCA8575BQ	8575	DHVQFN24	plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 24 terminals; body 3.5 × 5.5 × 0.85 mm	SOT815-1
PCA8575BS	8575	HVQFN24	plastic thermal enhanced very thin quad flat package; no leads; 24 terminals; body 4 × 4 × 0.85 mm	SOT616-1

[1] Also known as QSOP24.

## 5. Block diagram







Fig 1. Block diagram of PCA8575



## 6. Pinning information

### 6.1 Pinning





## 6.2 Pin description

Table 2. Pin description

Symbol	Pin		Description
	SO24, SSOP24, TSSOP24, DHVQFN24	HVQFN24	
$\overline{\text{INT}}$	1	22	interrupt output (active LOW)
AD1	2	23	address input 1
AD2	3	24	address input 2
P00	4	1	quasi-bidirectional I/O 00
P01	5	2	quasi-bidirectional I/O 01
P02	6	3	quasi-bidirectional I/O 02
P03	7	4	quasi-bidirectional I/O 03
P04	8	5	quasi-bidirectional I/O 04
P05	9	6	quasi-bidirectional I/O 05
P06	10	7	quasi-bidirectional I/O 06
P07	11	8	quasi-bidirectional I/O 07
V <sub>SS</sub>	12 <sup>[1]</sup>	9 <sup>[1]</sup>	supply ground
P10	13	10	quasi-bidirectional I/O 10
P11	14	11	quasi-bidirectional I/O 11
P12	15	12	quasi-bidirectional I/O 12
P13	16	13	quasi-bidirectional I/O 13
P14	17	14	quasi-bidirectional I/O 14
P15	18	15	quasi-bidirectional I/O 15
P16	19	16	quasi-bidirectional I/O 16
P17	20	17	quasi-bidirectional I/O 17
AD0	21	18	address input 0
SCL	22	19	serial clock line input
SDA	23	20	serial data line input/output
V <sub>DD</sub>	24	21	supply voltage

[1] HVQFN and DHVQFN package die supply ground is connected to both the V<sub>SS</sub> pin and the exposed center pad. The V<sub>SS</sub> pin must be connected to supply ground for proper device operation. For enhanced thermal, electrical, and board-level performance, the exposed pad needs to be soldered to the board using a corresponding thermal pad on the board, and for proper heat conduction through the board thermal vias need to be incorporated in the PCB in the thermal pad region.

## 7. Functional description

Refer to [Figure 1 “Block diagram of PCA8575”](#).

### 7.1 Device address

Following a START condition, the bus master must send the address of the slave it is accessing and the operation it wants to perform (read or write). The address of the PCA8575 is shown in [Figure 9](#). Slave address pins AD2, AD1, and AD0 choose 1 of 8 slave addresses. To conserve power, no internal pull-up resistors are incorporated on AD2, AD1, and AD0. Address values depending on AD2, AD1, and AD0 can be found in [Table 3 “PCA8575 address map”](#).

**Remark:** The General Call address (0000 0000b) and the Device ID address (1111 100Xb) are reserved and cannot be used as device address. Failure to follow this requirement will cause the PCA8575 not to acknowledge.




Fig 9. PCA8575 address

The last bit of the first byte defines the operation to be performed. When set to logic 1 a read is selected, while a logic 0 selects a write operation.

When AD2, AD1 and AD0 are held to V<sub>DD</sub> or V<sub>SS</sub>, the same address as the PCF8575 is applied.

#### 7.1.1 Address map

Table 3. PCA8575 address map

A6	A5	A4	A3	A2	A1	A0	Address (hex)
0	1	0	0	0	0	0	20h
0	1	0	0	0	0	1	21h
0	1	0	0	0	1	0	22h
0	1	0	0	0	1	1	23h
0	1	0	0	1	0	0	24h
0	1	0	0	1	0	1	25h
0	1	0	0	1	1	0	26h
0	1	0	0	1	1	1	27h

## 8. I/O programming

### 8.1 Quasi-bidirectional I/O architecture

The PCA8575's 16 ports (see [Figure 2](#)) are entirely independent and can be used either as input or output ports. Input data is transferred from the ports to the microcontroller in the Read mode (see [Figure 12](#)). Output data is transmitted to the ports in the Write mode (see [Figure 11](#)).

Every data transmission from the PCA8575 must consist of an even number of bytes, the first byte will be referred to as P07 to P00, and the second byte as P17 to P10. The third will be referred to as P07 to P00, and so on.

This quasi-bidirectional I/O can be used as an input or output without the use of a control signal for data directions. At power-on the I/Os are HIGH. In this mode only a current source ( $I_{OH}$ ) to  $V_{DD}$  is active. An additional strong pull-up to  $V_{DD}$  ( $I_{trt(pu)}$ ) allows fast rising edges into heavily loaded outputs. These devices turn on when an output is written HIGH, and are switched off by the negative edge of SCL. The I/Os should be HIGH before being used as inputs. After power-on, as all the I/Os are set HIGH, all of them can be used as inputs. Any change in setting of the I/Os as either inputs or outputs can be done with the Write mode.


**Remark:** If a HIGH is applied to an I/O which has been written earlier to LOW, a large current ( $I_{OL}$ ) will flow to  $V_{SS}$ .

### 8.2 Writing to the port (Output mode)

To write, the master (microcontroller) first addresses the slave device. By setting the last bit of the byte containing the slave address to logic 0 the Write mode is entered. The PCA8575 acknowledges and the master sends the first data byte for P07 to P00. After the first data byte is acknowledged by the PCA8575, the second data byte P17 to P10 is sent by the master. Once again, the PCA8575 acknowledges the receipt of the data. Each 8-bit data is presented on the port lines after it has been acknowledged by the PCA8575.

The number of data bytes that can be sent successively is not limited. After every two bytes, the previous data is overwritten.

The first data byte in every pair refers to Port 0 (P07 to P00), whereas the second data byte in every pair refers to Port 1 (P17 to P10). See [Figure 10](#).



**Fig 10. Correlation between bits and ports**





Fig 11. Write mode (output)

### 8.3 Reading from a port (Input mode)

All ports programmed as input should be set to logic 1. To read, the master (microcontroller) first addresses the slave device after it receives the interrupt. By setting the last bit of the byte containing the slave address to logic 1 the Read mode is entered. The data bytes that follow on the SDA are the values on the ports.

If the data on the input port changes faster than the master can read, this data may be lost.






002aab810

Transfer of data can be stopped at any moment by a STOP condition. When this occurs, data present at the latest acknowledge phase is valid (output mode).

Fig 12. Read input port register, scenario 1



Transfer of data can be stopped at any moment by a STOP condition. When this occurs, data present at the latest acknowledge phase is valid (output mode).

**Fig 13. Read input port register, scenario 2**

**8.4 Power-on reset**

When power is applied to V<sub>DD</sub>, an internal Power-On Reset (POR) holds the PCA8575 in a reset condition until V<sub>DD</sub> has reached V<sub>POR</sub>. At that point, the reset condition is released and the PCA8575 registers and I<sup>2</sup>C-bus/SMBus state machine will initialize to their default states. Thereafter V<sub>DD</sub> must be lowered below 0.2 V to reset the device.

**8.5 Interrupt output ( $\overline{\text{INT}}$ )**

The PCA8575 provides an open-drain interrupt ( $\overline{\text{INT}}$ ) which can be fed to a corresponding input of the microcontroller (see [Figure 12](#), [Figure 13](#), and [Figure 14](#)). This gives these chips a kind of master function which can initiate an action elsewhere in the system.


An interrupt is generated by any rising or falling edge of the port inputs. After time t<sub>v(D)</sub> the signal  $\overline{\text{INT}}$  is valid.

The interrupt disappears when data on the port is changed to the original setting or data is read from or written to the device which has generated the interrupt.

In the Write mode, the interrupt may become deactivated (HIGH) on the rising edge of the write to port pulse. On the falling edge of the write to port pulse the interrupt is definitely deactivated (HIGH).

The interrupt is reset in the Read mode on the rising edge of the read from port pulse.

During the resetting of the interrupt itself, any changes on the I/Os may not generate an interrupt. After the interrupt is reset any change in I/Os will be detected and transmitted as an  $\overline{\text{INT}}$ .



**Fig 14. Application of multiple PCA8575s with interrupt**

## 9. Characteristics of the I<sup>2</sup>C-bus

The I<sup>2</sup>C-bus is for 2-way, 2-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy.

### 9.1 Bit transfer

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse as changes in the data line at this time will be interpreted as control signals (see [Figure 15](#)).




Fig 15. Bit transfer

#### 9.1.1 START and STOP conditions

Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line while the clock is HIGH is defined as the START condition (S). A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the STOP condition (P) (see [Figure 16](#)).




Fig 16. Definition of START and STOP conditions

### 9.2 System configuration

A device generating a message is a 'transmitter'; a device receiving is the 'receiver'. The device that controls the message is the 'master' and the devices which are controlled by the master are the 'slaves' (see [Figure 17](#)).




Fig 17. System configuration

### 9.3 Acknowledge

The number of data bytes transferred between the START and the STOP conditions from transmitter to receiver is not limited. Each byte of eight bits is followed by one acknowledge bit. The acknowledge bit is a HIGH level put on the bus by the transmitter, whereas the master generates an extra acknowledge related clock pulse.

A slave receiver which is addressed must generate an acknowledge after the reception of each byte. Also a master must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges has to pull down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse; set-up and hold times must be taken into account.

A master receiver must signal an end of data to the transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this event, the transmitter must leave the data line HIGH to enable the master to generate a STOP condition.




Fig 18. Acknowledgement on the I<sup>2</sup>C-bus

## 10. Application design-in information

### 10.1 Bidirectional I/O expander applications

In the 8-bit I/O expander application shown in [Figure 19](#), P00 and P01 are inputs, and P02 to P07 are outputs. When used in this configuration, during a write, the input (P00 and P01) must be written as HIGH so the external devices fully control the input ports. The desired HIGH or LOW logic levels may be written to the I/Os used as outputs (P02 to P07). During a read, the logic levels of the external devices driving the input ports (P00 and P01) and the previous written logic level to the output ports (P02 to P07) will be read.

The GPIO also has an interrupt line ( $\overline{INT}$ ) that can be connected to the interrupt logic of the microprocessor. By sending an interrupt signal on this line, the remote I/O informs the microprocessor that there is incoming data or a change of data on its ports without having to communicate via the I<sup>2</sup>C-bus.




Fig 19. Bidirectional I/O expander application

### 10.2 High current-drive load applications

The GPIO has a maximum sinking current of 25 mA per bit. In applications requiring additional drive, two port pins in the same octal may be connected together to sink up to 50 mA current. Both bits must then always be turned on or off together. Up to 8 pins (one octal) can be connected together to drive 200 mA.




Fig 20. High current-drive load application

### 10.3 Differences between the PCA8575 and the PCF8575

The PCA8575 is a drop in replacement for the PCF8575 and can be used without electrical or software modifications, but there is a difference in interrupt output release timing during the read operation.

Write operations are identical. At the completion of each 8-bit write sequence the data is stored in its associated 8-bit write register at ACK or NACK. The first byte goes to P0n while the second goes to P1n. Subsequent writes without a STOP wrap around to P0n then P1n again. Any write will update both read registers and clear interrupts.

Read operations are identical. Both devices update the byte register with the pin data as each 8-bit read is initiated, the very first read after an address cycle corresponds to ports P0n while the second (even byte) corresponds to P1n and subsequent reads without a STOP wrap around to P0n then P1n again.

During read operations, the PCA8575 interrupt output will be cleared in a byte-wise fashion as each byte is read. Reading the first byte will clear any interrupts associated with the P0n pins. This first byte read operation will have no effect on interrupts associated with changes of state on the P1n pins. Interrupts associated with the P1n pins will be cleared when the second byte is read. Reading the second byte has no effect on interrupts associated with the changes of state on the P0x pins. The PCF8575 interrupt output will clear after reading both bytes of data regardless of whether data was changed in the first byte or the second byte or both bytes.

## 11. Limiting values

**Table 4. Limiting values**

*In accordance with the Absolute Maximum Rating System (IEC 60134).*

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>DD</sub>	supply voltage		-0.5	+6	V
I <sub>DD</sub>	supply current		-	±100	mA
I <sub>SS</sub>	ground supply current		-	±600	mA
V <sub>I</sub>	input voltage		V <sub>SS</sub> - 0.5	5.5	V
I <sub>I</sub>	input current		-	±20	mA
I <sub>O</sub>	output current		-	±50 <sup>[1]</sup>	mA
P <sub>tot</sub>	total power dissipation		-	600	mW
P/out	power dissipation per output		-	200	mW
T <sub>stg</sub>	storage temperature		-65	+150	°C
T <sub>amb</sub>	ambient temperature	operating	-40	+85	°C

[1] Total package (maximum) output current is 600 mA.

## 12. Static characteristics

**Table 5. Static characteristics**

$V_{DD} = 2.3\text{ V to }5.5\text{ V}$ ;  $V_{SS} = 0\text{ V}$ ;  $T_{amb} = -40\text{ }^{\circ}\text{C to }+85\text{ }^{\circ}\text{C}$ ; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b>Supplies</b>						
$V_{DD}$	supply voltage		2.3	-	5.5	V
$I_{DD}$	supply current	Operating mode; no load; $V_I = V_{DD}$ or $V_{SS}$ ; $f_{SCL} = 400\text{ kHz}$	-	100	200	$\mu\text{A}$
$I_{stb}$	standby current	Standby mode; no load; $V_I = V_{DD}$ or $V_{SS}$	-	2.5	10	$\mu\text{A}$
$V_{POR}$	power-on reset voltage		[1] -	1.8	2.0	V
<b>Input SCL; input/output SDA</b>						
$V_{IL}$	LOW-level input voltage		-0.5	-	+0.3 $V_{DD}$	V
$V_{IH}$	HIGH-level input voltage		0.7 $V_{DD}$	-	5.5	V
$I_{OL}$	LOW-level output current	$V_{OL} = 0.4\text{ V}$	20	-	-	mA
$I_L$	leakage current	$V_I = V_{DD}$ or $V_{SS}$	-1	-	+1	$\mu\text{A}$
$C_i$	input capacitance	$V_I = V_{SS}$	-	5	10	pF
<b>I/Os; P00 to P07 and P10 to P17</b>						
$I_{OL}$	LOW-level output current[2]	$V_{OL} = 0.5\text{ V}$ ; $V_{DD} = 2.3\text{ V}$	12	28	-	mA
		$V_{OL} = 0.5\text{ V}$ ; $V_{DD} = 3.0\text{ V}$	17	35	-	mA
		$V_{OL} = 0.5\text{ V}$ ; $V_{DD} = 4.5\text{ V}$	25	42	-	mA
$I_{OL(tot)}$	total LOW-level output current[2]	$V_{OL} = 0.5\text{ V}$ ; $V_{DD} = 4.5\text{ V}$	-	-	400	mA
$I_{OH}$	HIGH-level output current	$V_{OH} = V_{SS}$	-30	-102	-300	$\mu\text{A}$
$I_{trt(pu)}$	transient boosted pull-up current	$V_{OH} = V_{SS}$ ; see <a href="#">Figure 11</a>	-0.5	-1.0	-	mA
$C_{io(off)}$	off-state input/output capacitance		[3] -	9	10	pF
<b>Interrupt <math>\overline{INT}</math></b>						
$I_{OL}$	LOW-level output current	$V_{OL} = 0.4\text{ V}$	6	-	-	mA
$C_o$	output capacitance		-	3	5	pF
<b>Inputs AD0, AD1, AD2</b>						
$V_{IL}$	LOW-level input voltage		-0.5	-	+0.3 $V_{DD}$	V
$V_{IH}$	HIGH-level input voltage		0.7 $V_{DD}$	-	5.5	V
$I_{LI}$	input leakage current		-1	-	+1	$\mu\text{A}$
$C_i$	input capacitance		-	3.5	5	pF

[1] The power-on reset circuit resets the I<sup>2</sup>C-bus logic with  $V_{DD} < V_{POR}$  and set all I/Os to logic 1 (with current source to  $V_{DD}$ ).

[2] Each bit must be limited to a maximum of 25 mA and the total package limited to 400 mA due to internal busing limits.

[3] The value is not tested, but verified on sampling basis.



### 13. Dynamic characteristics

**Table 6. Dynamic characteristics**

$V_{DD} = 2.3\text{ V to }5.5\text{ V}$ ;  $V_{SS} = 0\text{ V}$ ;  $T_{amb} = -40\text{ }^{\circ}\text{C to }+85\text{ }^{\circ}\text{C}$ ; unless otherwise specified.

Symbol	Parameter	Conditions	Fast mode I <sup>2</sup> C-bus			Unit
			Min	Typ	Max	
f <sub>SCL</sub>	SCL clock frequency		0	-	400	kHz
t <sub>BUF</sub>	bus free time between a STOP and START condition		1.3	-	-	μs
t <sub>HD,STA</sub>	hold time (repeated) START condition		0.6	-	-	μs
t <sub>SU,STA</sub>	set-up time for a repeated START condition		0.6	-	-	μs
t <sub>SU,STO</sub>	set-up time for STOP condition		0.6	-	-	μs
t <sub>HD,DAT</sub>	data hold time		0	-	-	ns
t <sub>VD,ACK</sub>	data valid acknowledge time	[1]	0.1	-	0.9	μs
t <sub>VD,DAT</sub>	data valid time	[2]	50	-	-	ns
t <sub>SU,DAT</sub>	data set-up time		100	-	-	ns
t <sub>LOW</sub>	LOW period of the SCL clock		1.3	-	-	μs
t <sub>HIGH</sub>	HIGH period of the SCL clock		0.6	-	-	μs
t <sub>f</sub>	fall time of both SDA and SCL signals	[3][4]	20 + 0.1C <sub>b</sub> [5]	-	300	ns
t <sub>r</sub>	rise time of both SDA and SCL signals		20 + 0.1C <sub>b</sub> [5]	-	300	ns
t <sub>SP</sub>	pulse width of spikes that must be suppressed by the input filter	[6]	-	-	50	ns


**Port timing; C<sub>L</sub> ≤ 100 pF (see Figure 11 and Figure 12)**

t <sub>v(Q)</sub>	data output valid time		-	-	4	μs
t <sub>su(D)</sub>	data input set-up time		0	-	-	μs
t <sub>h(D)</sub>	data input hold time		4	-	-	μs

**Interrupt timing; C<sub>L</sub> ≤ 100 pF (see Figure 11 and Figure 12)**

t <sub>v(D)</sub>	data input valid time		-	-	4	μs
t <sub>d(rst)</sub>	reset delay time		-	-	4	μs

- [1] t<sub>VD,ACK</sub> = time for Acknowledgement signal from SCL LOW to SDA (out) LOW.
- [2] t<sub>VD,DAT</sub> = minimum time for SDA data out to be valid following SCL LOW.
- [3] A master device must internally provide a hold time of at least 300 ns for the SDA signal (refer to the V<sub>IL</sub> of the SCL signal) in order to bridge the undefined region SCL's falling edge.
- [4] The maximum t<sub>f</sub> for the SDA and SCL bus lines is specified at 300 ns. The maximum fall time for the SDA output stage t<sub>f</sub> is specified at 250 ns. This allows series protection resistors to be connected between the SDA and the SCL pins and the SDA/SCL bus lines without exceeding the maximum specified t<sub>f</sub>.
- [5] C<sub>b</sub> = total capacitance of one bus line in pF.
- [6] Input filters on the SDA and SCL inputs suppress noise spikes less than 50 ns.



14. Package outline

SO24: plastic small outline package; 24 leads; body width 7.5 mm

SOT137-1




Fig 22. Package outline SOT137-1 (SO24)

SSOP24: plastic shrink small outline package; 24 leads; body width 5.3 mm

SOT340-1




Fig 23. Package outline SOT340-1 (SSOP24)

SSOP24: plastic shrink small outline package; 24 leads; body width 3.9 mm; lead pitch 0.635 mm SOT556-1




Fig 24. Package outline SOT556-1 (SSOP24)

TSSOP24: plastic thin shrink small outline package; 24 leads; body width 4.4 mm

SOT355-1




Fig 25. Package outline SOT355-1 (TSSOP24)

DHVQFN24: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 24 terminals; body 3.5 x 5.5 x 0.85 mm

SOT815-1




Fig 26. Package outline SOT815-1 (DHVQFN24)

HVQFN24: plastic thermal enhanced very thin quad flat package; no leads;  
24 terminals; body 4 x 4 x 0.85 mm

SOT616-1




Fig 27. Package outline SOT616-1 (HVQFN24)



## 15. Handling information

Inputs and outputs are protected against electrostatic discharge in normal handling. However, to be completely safe you must take normal precautions appropriate to handling integrated circuits.

## 16. Soldering

This text provides a very brief insight into a complex technology. A more in-depth account of soldering ICs can be found in Application Note *AN10365 "Surface mount reflow soldering description"*.

### 16.1 Introduction to soldering

Soldering is one of the most common methods through which packages are attached to Printed Circuit Boards (PCBs), to form electrical circuits. The soldered joint provides both the mechanical and the electrical connection. There is no single soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and Surface Mount Devices (SMDs) are mixed on one printed wiring board; however, it is not suitable for fine pitch SMDs. Reflow soldering is ideal for the small pitches and high densities that come with increased miniaturization.

### 16.2 Wave and reflow soldering

Wave soldering is a joining technology in which the joints are made by solder coming from a standing wave of liquid solder. The wave soldering process is suitable for the following:

- Through-hole components
- Leaded or leadless SMDs, which are glued to the surface of the printed circuit board

Not all SMDs can be wave soldered. Packages with solder balls, and some leadless packages which have solder lands underneath the body, cannot be wave soldered. Also, leaded SMDs with leads having a pitch smaller than ~0.6 mm cannot be wave soldered, due to an increased probability of bridging.

The reflow soldering process involves applying solder paste to a board, followed by component placement and exposure to a temperature profile. Leaded packages, packages with solder balls, and leadless packages are all reflow solderable.

Key characteristics in both wave and reflow soldering are:

- Board specifications, including the board finish, solder masks and vias
- Package footprints, including solder thieves and orientation
- The moisture sensitivity level of the packages
- Package placement
- Inspection and repair
- Lead-free soldering versus PbSn soldering

### 16.3 Wave soldering

Key characteristics in wave soldering are:

- Process issues, such as application of adhesive and flux, clinching of leads, board transport, the solder wave parameters, and the time during which components are exposed to the wave
- Solder bath specifications, including temperature and impurities

### 16.4 Reflow soldering

Key characteristics in reflow soldering are:

- Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to higher minimum peak temperatures (see [Figure 28](#)) than a PbSn process, thus reducing the process window
- Solder paste printing issues including smearing, release, and adjusting the process window for a mix of large and small components on one board
- Reflow temperature profile; this profile includes preheat, reflow (in which the board is heated to the peak temperature) and cooling down. It is imperative that the peak temperature is high enough for the solder to make reliable solder joints (a solder paste characteristic). In addition, the peak temperature must be low enough that the packages and/or boards are not damaged. The peak temperature of the package depends on package thickness and volume and is classified in accordance with [Table 7](#) and [8](#)

**Table 7. SnPb eutectic process (from J-STD-020C)**


Package thickness (mm)	Package reflow temperature (°C)	
	Volume (mm <sup>3</sup> )	
	< 350	≥ 350
< 2.5	235	220
≥ 2.5	220	220

**Table 8. Lead-free process (from J-STD-020C)**

Package thickness (mm)	Package reflow temperature (°C)		
	Volume (mm <sup>3</sup> )		
	< 350	350 to 2000	> 2000
< 1.6	260	260	260
1.6 to 2.5	260	250	245
> 2.5	250	245	245

Moisture sensitivity precautions, as indicated on the packing, must be respected at all times.

Studies have shown that small packages reach higher temperatures during reflow soldering, see [Figure 28](#).



For further information on temperature profiles, refer to Application Note AN10365 “Surface mount reflow soldering description”.

## 17. Abbreviations

**Table 9. Abbreviations**

Acronym	Description
CDM	Charged Device Model
CMOS	Complementary Metal Oxide Semiconductor
ESD	ElectroStatic Discharge
GPIO	General Purpose Input/Output
HBM	Human Body Model
I/O	Input/Output
I <sup>2</sup> C-bus	Inter-Integrated Circuit bus
IC	Integrated Circuit
ID	Identification
LED	Light Emitting Diode
LSB	Least Significant Bit
MM	Machine Model
MSB	Most Significant Bit
PLC	Programmable Logic Controller
RAID	Redundant Array of Independent Disks
SMBus	System Management Bus

## 18. Revision history

Table 10. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
PCA8575_2	20070321	Product data sheet	-	PCA8575_1
Modifications: <ul style="list-style-type: none"> <li>• <a href="#">Table 5 “Static characteristics”</a>, sub-section “I/Os; P00 to P07 and P10 to P17”:               <ul style="list-style-type: none"> <li>– I<sub>OL</sub> (Typ) for V<sub>DD</sub> = 2.3 V changed from &lt;td&gt; to 28 mA</li> <li>– I<sub>OL</sub> (Typ) for V<sub>DD</sub> = 3.0 V changed from &lt;td&gt; to 35 mA</li> <li>– I<sub>OL</sub> (Typ) for V<sub>DD</sub> = 4.5 V changed from &lt;td&gt; to 42 mA</li> <li>– I<sub>OH</sub> (Typ) changed from &lt;td&gt; to -102 μA</li> <li>– Symbol C<sub>i</sub>, input capacitance changed to C<sub>io(off)</sub>, off-state input/output capacitance; changed Typ value from &lt;td&gt; to 9 pF</li> <li>– removed Symbol C<sub>o</sub> row</li> </ul> </li> </ul>				
PCA8575_1	20061130	Objective data sheet	-	-

## 19. Legal information

### 19.1 Data sheet status

Document status <sup>[1][2]</sup>	Product status <sup>[3]</sup>	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <http://www.nxp.com>.

### 19.2 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

**Short data sheet** — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

### 19.3 Disclaimers

**General** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Suitability for use** — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of a NXP Semiconductors product can reasonably be expected to

result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

**Limiting values** — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Terms and conditions of sale** — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <http://www.nxp.com/profile/terms>, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

### 19.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

**I<sup>2</sup>C-bus** — logo is a trademark of NXP B.V.

## 20. Contact information

For additional information, please visit: <http://www.nxp.com>

For sales office addresses, send an email to: [salesaddresses@nxp.com](mailto:salesaddresses@nxp.com)

## 21. Contents

<b>1</b>	<b>General description</b> .....	<b>1</b>	<b>20</b>	<b>Contact information</b> .....	<b>29</b>
<b>2</b>	<b>Features</b> .....	<b>1</b>	<b>21</b>	<b>Contents</b> .....	<b>30</b>
<b>3</b>	<b>Applications</b> .....	<b>1</b>			
<b>4</b>	<b>Ordering information</b> .....	<b>2</b>			
<b>5</b>	<b>Block diagram</b> .....	<b>2</b>			
<b>6</b>	<b>Pinning information</b> .....	<b>3</b>			
6.1	Pinning .....	3			
6.2	Pin description .....	5			
<b>7</b>	<b>Functional description</b> .....	<b>6</b>			
7.1	Device address .....	6			
7.1.1	Address map .....	6			
<b>8</b>	<b>I/O programming</b> .....	<b>7</b>			
8.1	Quasi-bidirectional I/O architecture .....	7			
8.2	Writing to the port (Output mode) .....	7			
8.3	Reading from a port (Input mode) .....	8			
8.4	Power-on reset .....	11			
8.5	Interrupt output ( $\overline{\text{INT}}$ ) .....	11			
<b>9</b>	<b>Characteristics of the I<sup>2</sup>C-bus</b> .....	<b>12</b>			
9.1	Bit transfer .....	12			
9.1.1	START and STOP conditions .....	12			
9.2	System configuration .....	12			
9.3	Acknowledge .....	13			
<b>10</b>	<b>Application design-in information</b> .....	<b>14</b>			
10.1	Bidirectional I/O expander applications .....	14			
10.2	High current-drive load applications .....	14			
10.3	Differences between the PCA8575 and the PCF8575 .....	15			
<b>11</b>	<b>Limiting values</b> .....	<b>15</b>			
<b>12</b>	<b>Static characteristics</b> .....	<b>16</b>			
<b>13</b>	<b>Dynamic characteristics</b> .....	<b>17</b>			
<b>14</b>	<b>Package outline</b> .....	<b>19</b>			
<b>15</b>	<b>Handling information</b> .....	<b>25</b>			
<b>16</b>	<b>Soldering</b> .....	<b>25</b>			
16.1	Introduction to soldering .....	25			
16.2	Wave and reflow soldering .....	25			
16.3	Wave soldering .....	25			
16.4	Reflow soldering .....	26			
<b>17</b>	<b>Abbreviations</b> .....	<b>27</b>			
<b>18</b>	<b>Revision history</b> .....	<b>28</b>			
<b>19</b>	<b>Legal information</b> .....	<b>29</b>			
19.1	Data sheet status .....	29			
19.2	Definitions .....	29			
19.3	Disclaimers .....	29			
19.4	Trademarks .....	29			

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

founded by

**PHILIPS**

© NXP B.V. 2007.

All rights reserved.

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: [salesaddresses@nxp.com](mailto:salesaddresses@nxp.com)

Date of release: 21 March 2007

Document identifier: PCA8575\_2