

MOS INTEGRATED CIRCUIT $\mu PD16312$

1/4- to 1/11-DUTY FIP[™] (VFD) CONTROLLER/DRIVER

DESCRIPTION

The μ PD16312 is a FIP (Fluorescent Indicator Panel, or Vacuum Fluorescent Display) controller/driver that is driven on a 1/4- to 1/11- duty factor. It consists of 11 segment output lines, 6 grid output lines, 5 segment/grid output drive lines, a display memory, a control circuit, and a key scan circuit. Serial data is input to the μ PD16312 through a three-line serial interface. This FIP controller/driver is ideal as a peripheral device for a single-chip microcomputer.

FEATURES

- Multiple display modes: 11-segment & 11-digit to 16-segment & 4-digit
- Key scanning: 6 x 4 matrix
- Dimming circuit: 8 steps
- High-withstanding-voltage output: VDD − 35 V MAX.
- LED ports: 4 ch, 20 mA MAX.
- General input port: On-chip 4 bit
- No external resistors necessary for driver outputs: P-ch open-drain + pull-down resistor output
- Serial interface: CLK, STB, DIN, DOUT


ORDERING INFORMATION

Part Number	Package
μPD16312GB-3B4, μPD16312GB-3BS	44-pin Plastic QFP (10 x 10)

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.


Not all products and/or types are available in every country. Please check with an NEC Electronics sales representative for availability and additional information.

1. BLOCK DIAGRAM



2. PIN CONFIGURATION (Top View)

44-pin Plastic QFP (10 x 10)



Caution Use all of the power supply pins.

3



3. PIN FUNCTION

Symbol	Pin Name	Pin No.	I/O	Description
Din	Data input	6	Input	Input serial data at rising edge of shift clock, starting from the low order bit.
Dоит	Data output	5	Output	Output serial data at the falling edge of the shift clock, starting from low order bit. This is N-ch open-drain output pin.
STB	Strobe	9	Input	Initializes serial interface at the rising or falling edge of the μ PD16312. It then waits for reception of a command. Data input after STB has fallen is processed as a command. While command data is processed, current processing is stopped, and the serial interface is initialized. While STB is high, CLK is ignored.
CLK	Clock input	8	Input	Reads serial data at the rising edge, and outputs data at the falling edge.
osc	Oscillator	44	_	Connect external resistor to this pin to determine the oscillation frequency to this pin.
Seg ₁ /KS ₁ to Seg ₆ /KS ₆	High-withstanding-voltage output (Segment)	15 to 20	Output	Segment output pins (Dual function as key source)
Seg ₇ to Seg ₁₁	High-withstanding-voltage output (Segment)	21 to 25	Output	Segment output pins
Grid₁ to Grid6	High-withstanding-voltage output (grid)	37 to 32	Output	Grid output pins
Seg ₁₂ /Grid ₁₁ to Seg ₁₆ /Grid ₇	High-withstanding-voltage output (segment/grid)	26, 28 to 31	Output	These pins are selectable for segment or grid driving.
LED ₁ to LED ₄	LED output	42 to 39	Output	CMOS output, +20 mA MAX.
KEY ₁ to KEY ₄	Key data input	10 to 13	Input	Data input to these pins is latched at the end of the display cycle.
SW ₁ to SW ₄	Switch input	1 to 4	Input	General input port for 4 bit.
V _{DD}	Logic power	14, 28	_	5 V ± 10%
Vss	Logic ground	7, 43	-	Connect this pin to system GND.
VEE	Pull-down level	27	_	V _{DD} – 35 V MAX.

4. DISPLAY RAM ADDRESS AND DISPLAY MODE

The display RAM stores the data transmitted to the μ PD16312 through the serial communication. The addresses are allocated in 8-bit units.


Seg ₁	Seg ₄	Seg	Seg ₁₂	2 Seg16	3
00	HL	00H ∪	01H∟	01H ∪	DIG ₁
02	H∟	02H∪	03H∟	03H ∪	DIG ₂
04	H∟	04H∪	05H∟	05H ∪	DIG₃
06	H∟	06H∪	07H∟	07H ∪	DIG ₄
08	H∟	08H∪	09H∟	09H ∪	DIG5
0A	H∟	0ΑΗυ	0BH∟	0BH∪	DIG ₆
0C	H∟	0CH∪	0DH∟	0DH∪	DIG ₇
0E	H∟	0EHu	0FH∟	0FH∪	DIG ₈
10	H∟	10H∪	11H∟	11H∪	DIG ₉
12	H∟	12H∪	13H∟	13H∪	DIG ₁₀
14	HL	14H ∪	15H∟	15H ∪	DIG ₁₁

b0		b3	b4		b7
	XXHL			XXΗυ	


Lower 4 bits Higher 4 bits

5. KEY MATRIX AND KEY-INPUT DATA STORAGE RAM

The key matrix is made up of a 6 x 4 matrix, as shown below.




The data of each key is stored as follows, and is read with the read command starting from the least significant bit.



5.1 LED Port


Data is written to the LED port with the write command, starting from the least significant bit. "L" output when the bit of this port is 0, and "H" output when the bit is 1. The data of bits after the 5th bit are ignored.



Remark Power ON application, all the LED ports are "L" output.

5.2 SW Data

SW data is read the read command, starting from the least significant bit. The data of bits after the 5th bit are inputted to 0.



6. COMMANDS


Commands set the display mode and status of the FIPTM (VFD) driver.

The first 1 byte input to the μ PD16312 through the D_{IN} pin after the STB pin has fallen is regarded as a command. If STB is set high while commands/data are transmitted, serial communication is initialized, and the commands/data being transmitted are invalid (however, the commands/data previously transmitted remain valid).

(1) Display mode setting commands

These commands initialize the μ PD16312 and select the number of segments and the number of grids (1/4- to 1/11- duty, 11 segments to 16 segments).


When these commands are executed, the display is forcibly turned OFF, and key scanning is also stopped. To resume display, the display command "ON" must be executed. If the same mode is selected, however, nothing happens.



Remark Power ON application, the 11-digit, 11-segment mode is selected.

(2) Data setting commands


These commands set data write and data read modes.



Remark Power ON application, the normal operation and address increment modes are set.

(3) Address setting commands


These commands set an address of the display memory.



Remarks 1. If address 16H or higher is set, data is ignored, until a valid address is set.

2. Power ON application, the address is set to 00H.


(4) Display control commands



Note Power ON application, key scanning is stopped.

Remark Power ON application, the 1/16 pulse width is set and the display is turned OFF.


7. KEY SCANNING AND DISPLAY TIMING




Remark One cycle of key scanning consists of one frame, and data in a 6 x 4 matrix is stored in RAM.

8. SERIAL COMMUNICATION FORMAT

Reception (command/data write)



Transmission (data read)



Note When data is read, a wait time twart of 1 μ s is necessary since the rising of the eighth clock that has set the command, until the falling of the first clock that has read the data.

Remark Because the Dou τ pin is an N-ch, open-drain output pin, be sure to connect an external pull-up resistor (1 to 10 k Ω) to this pin.



9. ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings (TA = 25°C, Vss = 0 V)

Parameter	Symbol	Ratings	Unit
Logic Supply Voltage	V _{DD}	-0.5 to +7.0	V
Driver Supply Voltage	VEE	V_{DD} + 0.5 to V_{DD} – 40	V
Logic Input Voltage	VI1	−0.5 to V _{DD} + 0.5	V
FIP Driver Output Voltage	V ₀₂	$V_{EE}-0.5$ to V_{DD} + 0.5	V
LED Driver Output Current	lo ₁	+25	mA
FIP Driver Output Current	lo ₂	-40 (grid)	mA
·		-15 (segment)	
Power Dissipation	Po	800 ^{Note}	mW
Operating Ambient Temperature	TA	-40 to +85	°C
Storage Temperature	T _{stg}	-65 to +150	°C

Note Derate at -6.4 mW/°C at T_A = 25°C or higher.

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Recommended Operating Range ($T_A = -20 \text{ to } +70^{\circ}\text{C}$, $V_{SS} = 0 \text{ V}$)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Logic Supply Voltage	V _{DD}		4.5	5	5.5	V
High-Level Input Voltage	VIH		0.7 V _{DD}		V _{DD}	V
Low-Level Input Voltage	VIL		0		0.3 V _{DD}	V
Driver Supply Voltage	VEE		0		V _{DD} – 35	V

Remark Maximum power consumption PMAX. = FIP driver dissipation + RL dissipation + LED driver dissipation

+ dynamic power consumption

Where segment current = 3 mA, grid current = 15 mA, and LED current = 20 mA,

FIP driver dissipation = number of segments x 6 + number of grids/(number of grids + 1) x 30 (mW)

RL dissipation $\cong (V_{DD} - V_{EE})^2/50 \text{ x (number of segments + 1) (mW)}$

LED driver dissipation = number of LEDs x 20 (mW)

Dynamic power consumption = $V_{DD} \times 5 \text{ (mW)}$

Sample

 $V_{EE} = -25 \text{ V}$, $V_{DD} = 5 \text{ V}$, 16 segment, 6-digits mode

FIP driver dissipation = $16 \times 6 + 6/7 \times 30 = 122$

R_L dissipation = $30^2/50 \times 17 = 306$

LED driver dissipation = 4 x 20 = 80

Dynamic power consumption = $5 \times 5 = 25$

Total 533 mW

Data Sheet S17384EJ1V0DS 13



Electrical Characteristics ($T_A = -20 \text{ to } +70^{\circ}\text{C}$, $V_{DD} = 4.5 \text{ to } 5.5 \text{ V}$, $V_{SS} = 0 \text{ V}$, $V_{EE} = V_{DD} - 35 \text{ V}$)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
High-Level Output Voltage	V _{OH1}	LED ₁ to LED ₄ , I _{OH1} = -1 mA	0.9 V _{DD}			V
Low-Level Output Voltage	V _{OL1}	LED ₁ to LED ₄ , I _{OL1} = +20 mA			1	V
Low-Level Output Voltage	V _{OL2}	Dout, lol2 = 4 mA			0.4	V
High-Level Output Current	І он21	Vo = V _{DD} - 2 V, Seg ₁ to Seg ₁₁	-3			mA
High-Level Output Current	І он22	Vo = V _{DD} - 2 V, Grid ₁ to Grid ₆ ,	-15			mA
		Seg ₁₂ /Grid ₁₁ to Seg ₁₆ /Grid ₇				
Driver Leakage Current	IOLEAK	Vo = V _{DD} – 35 V, driver OFF			-10	μΑ
Output Pull-Down Resistor	RL	Driver output	50	100	150	kΩ
Input Current	li	V _I = V _{DD} or V _{SS}			±1	μΑ
High-Level Input Voltage	VIH		0.7 V _{DD}			V
Low-Level Input Voltage	VIL				0.3 V _{DD}	V
Hysteresis Voltage	VH	CLK, D _{IN} , STB		0.35		V
Dynamic Current Consumption	IDDdyn	No load, display OFF			5	mA

Switching Characteristics (TA = -20 to +70°C, VDD = 4.5 to 5.5 V, VEE = -30 V)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Oscillation Frequency	fosc	R = 51 kΩ		350	500	650	kHz
Propagation Delay Time	t PLZ	$CLK o D_OUT$	CLK o Dout			300	ns
	t PZL	C∟ = 15 pF, F	RL = 10 kΩ			100	ns
Rise Time	t TZH1	C _L = 300 pF	Seg ₁ to Seg ₁₁			2	μs
	t тzн2		Grid ₁ to Grid ₆ , Seg ₁₂ /Grid ₁₁ to Seg ₁₆ /Grid ₇			0.5	μs
Fall Time	tтнz	CL = 300 pF, Segn, Gridn				120	μs
Maximum Clock Frequency	fmax.	Duty = 50%		1			MHz
Input Capacitance	Cı					15	pF


Timing Conditions (T_A = -20 to +70°C, V_{DD} = 4.5 to 5.5 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Clock Pulse Width	PWclk		400			ns
Strobe Pulse Width	PWstb		1			μs
Data Setup Time	tsetup		100			ns
Data Hold Time	thold		100			ns
Clock-Strobe Time	tclk-stb	$CLK \uparrow \to STB \uparrow$	1			μs
Wait Time	twait	$CLK \uparrow \to CLK \downarrow^{Note}$	1			μs

Note Refer to the 8. SERIAL COMMUNICATION FORMAT.




Switching Characteristic Waveforms



Electrical Curve Line (Unless otherwise specified, TA = +25°C, VDD = +5.0 V, VEE = VDD - 35 V)


Output voltage-Current specification (Seg₁ to Seg₁₁)

Drop voltage ∠Vo^{Note} (V)




Note $\triangle V_0 = V_{DD}-V_0$

Oscillator frequency-External resistance specification



Output voltage-Current specification (Grid1 to Grid6, Seg12/Grid11 to Seg16/Grid7)

Drop voltage ∠Vo^{Note} (V)




Note $\triangle Vo = Vdd-Vo$



10. APPLICATIONS

Updating display memory by incrementing address



Command 1 : Sets display mode


Command 2 : Sets data

Command 3 : Sets address

Data 1 to n : Transfers display data (22 bytes MAX.)


Command 4 : Controls display

Updating specific address



Command 1 : Sets data
Command 2 : Sets address
Data : Display data

11. CIRCUIT EXAMPLE FOR APPLICATION (6 digit, 16 segment)




Caution The application circuit and circuit constant of printing are shown in illustration, and are not aimed at a mass-production design.


12. PACKAGE DRAWING


• μPD16312GB-3B4

44-PIN PLASTIC QFP (10x10)



detail of lead end





NOTE


Each lead centerline is located within 0.15 mm of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS
Α	13.2±0.4
В	10.0±0.2
С	10.0±0.2
D	13.2±0.4
F	1.0
G	1.0
Н	0.35±0.10
- 1	0.15
J	0.8 (T.P.)
K	1.6±0.2
L	0.8±0.2
М	$0.15^{+0.10}_{-0.05}$
N	0.10
Р	2.7
Q	0.1±0.1
R	5°±5°
S	3.0 MAX.
	S44GR-80-3R4-3


S44GB-80-3B4-

• μPD16312GB-3BS

44-PIN PLASTIC QFP (10x10)



detail of lead end



NOTE

Each lead centerline is located within 0.16 mm of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS
A	13.2±0.2
В	10.0±0.2
С	10.0±0.2
D	13.2±0.2
F	1.0
G	1.0
Н	$0.37^{+0.08}_{-0.07}$
I	0.16
J	0.8 (T.P.)
K	1.6±0.2
L	0.8±0.2
М	$0.17^{+0.06}_{-0.05}$
N	0.10
P	2.7±0.1
Q	0.125±0.075
R	3°+7° -3°
S	3.0 MAX.
	C44CD 00 3DC 3

S44GB-80-3BS-2