MC145444

Advance Information Single-Chip 300-Baud Modem


MC145444 is a silicon gate CMOS frequency shift keying (FSK) modem intended for use with telemeter systems or remote control systems over the telephone network.

This device is compatible with CCITT V.21 and contains the entire circuit that provides a full–duplex or half–duplex 300–baud data communication over a pair of telephone lines. This device also includes the DTMF generator and call progress tone detector (CPTD).

The differential line driver has the capability of driving 0 dBm into a 600 Ω load with a single +5 V power supply.

The transmit level is controlled by the programmable attenuator in 1 dB steps. Devices functions are controlled through a 3–wire serial interface.

- Capable of Driving 0 dBm into a 600 Ω Load
- DTMF Generator On-Chip
- Imprecise Call Progress Detector On-Chip
- A Transmit Attenuator Programmable in 1 dB Steps
- 3–Wire Serial Interface
- Compatible with CCITT V.21
- 2100 Hz Answer Tone Generator On-Chip
- Analog Loopback Configuration for Self Test
- Simplex, Half–Duplex, and Full–Duplex Operation




PIN	I ASSIGI	MI	ENT
RxBO [1•	20	RxGC
FTLC [2	19	🛛 RxA
gnda [3	18	TxA1
CDA [4	17	TxA2
GND [5	16	D DSI
TLA [6	15	□ v _{cc}
X1 [7	14	D ENB
X2 🛛	8	13	🛛 ѕск
SD [9	12	D data
rxd [10	11	TxD
•			-

This document contains information on a new product. Specifications and information herein are subject to change without notice.



REV 0 8/95



MAXIMUM RATINGS* (Voltages Referenced to VSS)

Rating	Symbol	Value	Unit
DC Supply Voltage	VCC	– 0.5 to + 7.0	V
DC Input Voltage	V _{in}	– 0.5 to V _{CC} + 0.5	V
DC Output Voltage	Vout	– 0.5 to V _{CC} + 0.5	V
Clamp Diode Current per Pin	IIK ^{, I} OK	± 20	mA
DC Current per Pin	lout	± 25	mA
Power Dissipation	PD	500	mW
Storage Temperature Range	T _{stg}	– 65 to + 150	°C

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit
DC Supply Voltage	VCC	4.5	5	5.5	V
DC Input Voltage	V _{in}	0	—	VCC	V
DC Output Voltage	Vout	0	—	VCC	V
Input Rise Time	tr	0	_	500	ns
Input Fall Time	tf	0	_	500	ns
Crystal Frequency	fosc	_	3.579545		MHz
Operating Temperature Range	TA	- 20	25	70	°C

DC ELECTRICAL CHARACTERISTICS (V_{CC} = + 5.0 V \pm 10%, T_A = - 20 to + 70°C)

Characteristic		Symbol	Conditions	Min	Тур	Мах	Unit
Input Voltage	H Level	VIH		3.15	—	—	V
	L Level	VIL		—	—	1.1	
Output Voltage	H Level	VOH	I _{OH} = 20 μA	V _{CC} – 0.1	V _{CC} – 0.01	_	V
	L Level	VOL	I _{OL} = 20 μA I _{OL} = 2 mA	_	0.01	0.1 0.4	
Input Current DATA, SCK, E, TxD		lin	$V_{in} = V_{CC} \text{ or GND}$	—	± 1.0	± 10.0	μΑ
Quiescent Supply Current		ICC	FSK Mode	—	8	_	mA
Power–Down Supply Current		ICC	Power–Down Mode 1	—	—	300	μΑ
Tower Down oupply ourient		ICC	Power–Down Mode 2	_	_	1	μΑ

TRANSMIT CARRIER CHARACTERISTICS (V_{CC} = + 5.0 V \pm 10%, T_A = – 20 to + 70°C)

Characteristic		Symbol	Conditions	Min	Тур	Max	Unit
Carrier Frequency Channel 1	Mark "1"	^f 1M		974	980	986	Hz
	Space "0"	^f 1S	Crystal Frequency 3.579545 MHz	1174	1180	1186	1
Carrier Frequency Channel 2	Mark "1"	^f 2M		1644	1650	1656	1
	Space "0"	f _{2S}		1844	1850	1856	
Answer Tone		f _{ans}]	2094	2100	2106	1
Transmit Carrier Level		V _O *		—	6	—	dBm
Second Harmonic Energy	econd Harmonic Energy		Attenuator = 0 dB RTLA = ∞	—	- 46	—	dBm
Out-of-Band Energy		V _{OE} *	1		Figure 1		dBm

 * V_{TXA1} – V_{TXA2}, R_L = 1.2 kΩ

TRANSMIT ATTENUATOR CHARACTERISTICS (V_{CC} = + 5.0 V \pm 10%, T_A = - 20 to + 70°C)

Characteristic	Symbol	Conditions	Min	Тур	Max	Unit
Attenuator Range	A _{RNG}		0		15	dB
Attenuator Accuracy	AACC		- 0.5	-	+ 0.5	dB

RECEIVER CHARACTERISTICS (Includes Hybrid, Demodulator and Carrier Detector)

(V_CC = + 5.0 V \pm 10%, TA = – 20 to + 70°C)

Characteristic		Symbol	Conditions	Min	Тур	Max	Unit
Input Impedance Receiver Carrier Amplitude		R _{IRX}	RxA Pin (Pin 19)	50	—	—	kΩ
		VIRX		- 48	—	- 12	dBm
Carrier Detect	OFF to ON	VCDON	CDA = 1.2 V	—	- 44	—	dBm
Threshold	ON to OFF	VCDOF	f _{in} = 1.0 kHz	—	- 47	—	
Hysterisis (V _{CDON} – V _{CCDOF})		HVS		2	—	—	dB
Carrier Detect Timing	OFF to ON		CD1 = 0, CD0 = 0	—	450	—	ms
	тсро	Tanau	CD1 = 0, CD0 = 1	—	15	—	1
		'CDON	CD1 = 0, CD1 = 1	—	15	—	
			CD1 = 1, CD0 = 1	—	80	—	1
	ON to OFF		CD1 = 0, CD0 = 0	-	30	—	
		T	CD1 = 0, CD0 = 1	—	30	—	1
		TCDOFF	CD1 = 0, CD0 = 1	- 1	15	—	
			CD1 = 1, CD0 = 1	—	10	—	1

BAND–PASS FILTER CHARACTERISTICS (RxA to FTLC) (V_{CC} = + 5.0 V \pm 10%, T_A = – 20 to + 70°C)

Characteristic	Symbol	Conditions	Min	Тур	Max	Unit
FTLC Output Impedance	ROFT		10	—	50	kΩ
Adjacent Channel Rejection	REJ	$V_{RXA} = -12 \text{ dBm}$	—	50	—	dB
Pass–Band Gain	GPAS		—	10	—	dB
Group Delay		Low–Band Filter 930 – 1230 Hz	—	700	—	μs
		High–Band Filter 1600 – 1900 Hz	—	800	_	

DTMF CHARACTERISTICS (V_{CC} = + 5.0 V \pm 10%, T_A = – 20 to + 70°C)

Characteristic		Symbol	Conditions	Min	Тур	Max	Unit
Tone Output Level	Low Group	V _{fl} *		—	3	—	dBm
	High Group	V _{fh} *]	—	4	—	
High Group Pre Emphasis		ΡE	Attenuator = 0 dB	0 — 3		dB	
DTMF Distortion		DIST	RTLA = ∞ Crystal Frequency	—	5	_	%
DTMF Frequency Variation		Δfγ	3.579545 MHz	- 1	—	1	%
Out-of-Band Energy		V _{OE} *]	Figure 1		dB	
Setup Time		t _{osc}		4		ms	

* $V_{TXA1} - V_{TXA2}$, $R_L = 1.2 \text{ k}\Omega$

CPTD CHARACTERISTICS (V_{CC} = + 5.0 V \pm 10%, T_A = – 20 to + 70°C)


Characteristic		Symbol	Conditions	Min	Тур	Max	Unit
Band–Pass Filter Center Frequency		f _C		—	400	—	Hz
Band–Pass Filter – 3 dB Band Width		ΔBW		—	140	—	Hz
Tone Detect Level	OFF to ON	VTDON		—	- 44	—	dBm
	ON to OFF	VTDOF	CDA = 1.2 V	—	- 47	—	
Tone Detect Timing	OFF to ON	TTDON	f _{in} = 400 Hz	—	10	—	ms
	ON to OFF	TTDOF		—	25	—	


DEMODULATOR CHARACTERISTICS (V_{CC} = + 5.0 V \pm 10%, T_A = – 20 to + 70°C)

Characteristic	Symbol	Conditions	Min	Тур	Max	Unit
Bit Bias	ID	Input Level = – 24 dBm	_	5	—	%
Bit Error Rate	BER	Input Level = – 24 dBm CCITT Line Simulation 511 Bit Pattern S/N = 5 dB	_	0.00001	—	

SWITCHING CHARACTERISTICS (V_{CC} = + 5.0 V \pm 10%, T_A = - 20 to + 70°C)

Charact	eristic	Symbol	Conditions	Min	Тур	Max	Unit
Setup Times	DATA to SCK	^t su		50	_	—	ns
	SCK to ENB			50	—	_	ns
Hold Time	SCK to DATA	th		50	—	—	ns
Recovery Time	ENB to SCK	trec		50	—	—	ns
Input Rise Time		tr		—	_	2	μs
Input Fall Time		t _f		—	—	2	μs
Input Pulse Width	ENB, SCK	tw		50	_	—	ns





PIN DESCRIPTION

Vcc

Positive Power Supply (Pin 15)

This pin is normally tied to the + 5.0 V. A 0.1 μF decoupling capacitor should be used.

GND

Ground Pin (Pin 5)

This pin is normally tied to 0 V.

GNDA

Analog Ground (Pin 3)

Analog ground is internally biased to (V_{CC} – V_{SS})/2. It should be tied to ground through a 0.1 μF and 100 μF capacitor.

X1

Crystal Oscillator Output (Pin 7)

Connecting a 3.579545 MHz \pm 0.1% crystal between X1 and X2 will cause the transmit frequencies to be within \pm 64 MHz of nominal. X1 is capable of driving several CMOS gates. An external clock may be applied to X2. X1 should then be left open.

Х2

Crystal Oscillator Input (Pin 8)

Refer to X1.

SCK

Shift Resister Clock Input (Pin 13)

This pin is the clock input for the 15–bit shift register. Serial data is loaded into the shift register on the rising edge of this clock.

DATA

Serial Data Input (Pin 12)

This pin is the 15-bit serial data input. This data determines the mode, DTMF signal, transmit attenuation, carrier detect time, channel, and transmit squelch.




Figure 2. Switching Characteristics

ENB

Enable Input (Pin 14)

Data is loaded into the 15-bit shift register when this pin is at a logic low. When this pin transitions from a logic high to low, the data is transferred to the internal latch on the falling edge of ENB. New data loaded into the shift register will not affect the device operation until this pin transitions from high to low. (See Figure 2.)

TxD

Transmit Data Input (Pin 11)

This pin is the transmit data input, The mark frequency is generated when this pin is at the logic high level. The space frequency is generated when the pin is at a logic low.

RxD

Receive Data Output (Pin 10)

This pin is the receive data output. A high logic level of this pin indicates that the mark carrier frequency has been received, and a low logic level indicates the space carrier frequency has been received.

SD

Carrier/Call Progress Tone Detect (Pin 9)

This pin is the output from the carrier detector or call progress tone detector. This pin works as a carrier detector in the FSK mode and as the call progress tone detector in the CPTD mode. The output goes to a logic low level when the input signal reaches the minimum threshold of the detect level that is adjusted by the CDA voltage. When SD = H, the receive data output (RxD) is clamp<u>ed</u> high to avoid errors that may occur with loop noise. The SD pin is also clamped high in the other modes except during the power-down mode.

TxA1

Non–Inverting Transmit Analog Carrier Output (Pin 18)

This pin is the line driver non–inverting output of the FSK and tone transmit analog signals. A + 6 dBm (max) differential output voltage can be obtained by connecting a 1.2 k Ω load resistor between Tx1 and Tx2. Attention must be set so as not to exceed this level when an external input is added to the DSI pin. A telephone line (600 Ω) is driven through an external 600 Ω resistor. In this case, the output level becomes about half of differential output.

TxA2

Inverting Transmit Analog Carrier Output (Pin 17)

This pin is the line driver inverting output. The signal is equal in magnitude, but 180° out of phase with the TxA1 (refer to TxA1).

RxA

Receive Signal Input (Pin 19)

This pin is the receive signal input. The pin has an input impedance of 50 $k\Omega$ (min).

RxGC

Receive Gain Adjust (Pin 20)

This pin is used to adjust the receive buffer gain. To adjust the gain, the signal from the RxBO through a divider is added as a feedback. This pin may be held open when the gain adjustment is not needed.

RxBO

Receiver Buffer Output (Pin 1)

This pin is the receive buffer output.

DSI

Driver Summing Input (Pin 16)

This pin is the inverting input of the line driver. An external signal is transmitted through an external series resistor R_{DSI} . The differential gain $G_{DSI} = (V_{TXA1} - V_{TXA2})/V_{DSI}$ is determined by the following equation.

 $G_{DSI} = -2Rf / R_{DSI}, Rf \approx 20 k\Omega$

DSI should be left open when not used.

CDA

Carrier Detect Level/CPTD Level Control (Pin 4)

The carrier/call progress tone detect level is programmed with a CDA pin voltage.

When this pin is held open, the CDA voltage is set to 1.2 V with an internal divider. The detect level is set at -44 dBm (typ) for off to on, and -47 dBm (typ) for on to off. The minimum hysteresis is 2 dB. This pin has a very high input impedance so it should be connected to GND with a 0.1 μ F capacitor to keep it well regulated. An external voltage may be applied to this pin to adjust the carrier detect threshold. The following equations may be used to find the CDA voltage required for a given threshold voltage.

$$\begin{array}{l} \mathsf{V}_{\text{CDA}} = 245 \times \mathsf{V}_{\text{On}} \\ \mathsf{V}_{\text{CDA}} = 347 \times \mathsf{V}_{\text{Off}} \end{array}$$

FTLC

Filter Test (Pin 2)

This pin is a high–impedance filter output. It may be used to check the receive filter. This pin also may be used as a demodulator input. In normal operation, this pin is connected to the GNDA through a 0.1 μ F bypass capacitor. This pin handles very small signals so care must be used with the capacitor's wiring.

TLA

Transmit Carrier Level Adjust (Pin 6)

This pin is used to adjust the transmit carrier level that is determined by the value of the resistor (RTLA) connected

between this pin and GND. The maximum transmit level is obtained when this pin is connected to GND (RTLA = 0).

SERIAL INTERFACE

The following six functions are set up with the 15–bit serial data.

FUNCTION MODE	: M2 M1 M0
TRANSMIT ATTENUATOR	: A3 A2 A1 A0
TRANSMIT SQUELCH	: SQ
TONE FREQUENCY	: T3 T2 T1 T0
CHANNEL	: CH
CARRIER DETECT TIME	: CD1 CD0

Figure 3 presents the 15-bit serial data timing, starting with the carrier detect time, CD1, followed by the channel, the tone frequency, the transmit squelch, the transmit attenuator, and the function mode. This data is loaded into the internal shift register at the rising edge of the SCK signal and latched at the falling edge of the ENB signal.

FUNCTION MODE

Modes are selected from the following 3-bit data (M2 - M0, see Table 1).

Table 1.	Function	Mode	Truth	Table
----------	----------	------	-------	-------

M2	M1	MO	Function Mode
0	0	0	FSK
0	0	1	Analog Loopback
0	1	0	CPTD
0	1	1	Answer Tone
1	0	0	DTMF
1	0	1	Single Tone
1	1	0	Power–Down 1
1	1	1	Power–Down 2

The following paragraphs describe each function. Table 2 presents each output status.

FSK Mode

The transmitter and <u>the</u> receiver work as a FSK modulator/demodulator. The SD pin output is the carrier's detect signal.

Analog Loopback Mode

TxA1 connects to the receiver internally and FSK signals are demodulated. The frequency of the receiver is set up with the same frequency as the transmitter. The SD pin output is the carrier detect signal. An IC self test is supported with this function.

CPTD Mode

The receiver detects a 400 Hz call progress tone. The detect signal comes from the SD pin. The transmitter is disabled.




Figure 3. Serial Data Timing

	Output			
Function Mode	RxD	SD	TxA1, TxA2	
FSK	Received	Carrier	FSK	
Analog Loopback	Digital Data	Detect		
CPTD	н	CPTD	V _{CC} /2	
Answer Tone	Н	Н	Answer Tone	
DTMF	Н	Н	DTMF Tone	
Single Tone	н	н	Single Tone	
Power–Down 1, 2	High–Z	High–Z	High–Z	

Table 2. Output Status

Answer Tone Mode

The transmitter works as 2100 Hz answer tone generator. The receiver is disabled.

DTMF Mode

The transmitter works as a DTMF tone generator. The receiver is disabled.

Single Tone Mode

The transmitter output is one of the DTMF eight frequencies. The receiver is disabled.

Power–Down Mode 1

Internal circuits except the oscillator are disabled, and all outputs except the X1 pin go to the high impedance state. The supply current decreases to $300 \ \mu A$ (max).

Power–Down Mode 2

All circuits including the oscillator stop working and all outputs go to the high impedance state. The supply current decreases to $1.0 \ \mu A$ (max).

Transmit Attenuator

Four–bit serial data (A3 – A0) sets up the analog transmit level in the FSK, answer tone, DTMF, analog loopback, and single tone mode. The range of the transmit attenuator is 0 – 15 dB in 1 dB steps. The external signal (DSI) is not affected by this attenuator.

TONE FREQUENCY

The DTMF tones or the single tone mode is selected by the 4-bit serial data (T3 - T0).

A3	A2	A1	A0	Attenuation (dB)
0	0	0	0	0
0	0	0	1	1
0	0	1	0	2
0	0	1	1	3
0	1	0	0	4
0	1	0	1	5
0	1	1	0	6
0	1	1	1	7
1	0	0	0	8
1	0	0	1	9
1	0	1	0	10
1	0	1	1	11
1	1	0	0	12
1	1	0	1	13
1	1	1	0	14
1	1	1	1	15

Table 3. Transmit Attenuator Truth Table

Table 4. Tone Frequency Truth Table

					Tone Freq	uency (Hz)	
				DTMF Mode			
тз	T2	T1	то	Low Group	High Group	Keyboard Equivalent	Single Tone Mode
0	0	0	0	941	1633	D	941
0	0	0	1	697	1209	1	697
0	0	1	0	697	1336	2	697
0	0	1	1	697	1477	3	697
0	1	0	0	770	1209	4	770
0	1	0	1	770	1336	5	770
0	1	1	0	770	1477	6	770
0	1	1	1	852	1209	7	852
1	0	0	0	852	1336	8	1336
1	0	0	1	852	1477	9	1477
1	0	1	0	941	1336	0	1336
1	0	1	1	941	1209	*	1209
1	1	0	0	941	1477	#	1477
1	1	0	1	697	1633	А	1633
1	1	1	0	770	1633	В	1633
1	1	1	1	852	1633	С	1633

TRANSMIT SQUELCH

The 1-bit serial data (SQ) controls the transmit analog signal. The FSK signal, DTMF tones, single tone, and answer tone are disabled. The external signal to the DSI will be transmitted at that time. The internal line driver works at all times except during the power-down mode.

	SQ	Squelch
ſ	1	Enable
ſ	0	Disable

CHANNEL

The transmit and receive channel is set up with a 1-bit serial data (CH) when the function mode is either in FSK or analog loopback.

When the function mode is either on the FSK or analog loopback mode, the transmit and receive channel is set up with a 1-bit serial data (CH).

СН	Channel
1	1 (Originate)
0	2 (Answer)

CARRIER DETECT TIME

The carrier detect time (see Figure 4 and Table 5) is set by 2–bit serial data (CD1, CD0). t_{ON} indicates the amount of time the carrier is greater than V_{ON} threshold must be present before SD goes low.

 t_{off} , on the other hand, indicates the amount of delay time SD goes high after the carrier level becomes lower than V_{off} threshold.




Figure 4. Carrier Detect Timing

Table 5. Carrier Detect Time Truth Table

		Carrier Detect Time (Typ)		
CD1	CD0	t _{on} (ms)	t _{off} (ms)	
0	0	450	30	
0	1	15	30	
1	0	15	15	
1	1	80	10	

POWER-ON RESET

When the power is switched on, this device has the following conditions.

Function Mode	FSK
Transmit Attenuator	0 dB
Transmit Squelch	Enable
Channel	1 (Originate)






Figure 5. Application Circuit

PACKAGE DIMENSIONS

H SUFFIX PLASTIC DIP CASE 804-01



DW SUFFIX SOG PACKAGE CASE 751D-04



NOTES:

- OIES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETER. 3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION. 4. MAXIMUM MOLD PROTRUSION 0.150
- MAXIMUM MOLD FROM CONTROLOTION 130 (0.006) PER SIDE.
 DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.13 (0.005) TOTAL IN EXCESS OF D DIMENSION AT MAXIMUM MATERIAL CONDITION.

AX .95 .60 .65	MIN 0.499 0.292	MAX 0.510 0.299
.60	0.292	
		0.299
.65		
	0.093	0.104
.49	0.014	0.019
.90	0.020	0.035
1.27 BSC) BSC
.32	0.010	0.012
.25	0.004	0.009
7 °	0 °	7 °
.55	0.395	0.415
.75	0.010	0.029
	.49 .90 .32 .25 7 ° .55	.49 0.014 .90 0.020 .32 0.010 .25 0.004 7 ° 0 ° .55 0.395

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death Motorola was negligent regarding the design or manufacture of the part. Motorola and the part is such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and the part is an engistered trademarks of Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

How to reach us:

USA/EUROPE: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. 1–800–441–2447 JAPAN: Nippon Motorola Ltd.; Tatsumi–SPD–JLDC, Toshikatsu Otsuki, 6F Seibu–Butsuryu–Center, 3–14–2 Tatsumi Koto–Ku, Tokyo 135, Japan. 03–3521–8315

MFAX: RMFAX0@email.sps.mot.com - TOUCHTONE (602) 244–6609 INTERNET: http://Design-NET.com

 \Diamond

HONG KONG: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852–26629298



