

# **Dual Modulus Prescaler**

This device is a two-modulus prescaler which will divide by 10 and 11. A MECL-to-MTTL translator is provided to interface directly with the MC12014 Counter Control Logic. In addition, there is a buffered clock input and MECL bias voltage source.

- 550 MHz (÷10/11)
- MECL to MTTL Translator on Chip
- MECL and MTTL Enable Inputs
- 5.0 or -5.2 V Operation\*
- Buffered Clock Input Series Input RC Typ, 20  $\Omega$  and 4.0 pF
- VBB Reference Voltage
- 310 Milliwatts (Typ)
  - \* When using a 5.0 V supply, apply 5.0 V to Pin 1 ( $V_{CCO}$ ), Pin 6 (MTTL  $V_{CC}$ ), Pin 16 ( $V_{CC}$ ), and ground Pin 8 ( $V_{EE}$ ). When using –5.2 V supply, ground Pin 1 ( $V_{CCO}$ ), Pin 6 (MTTL  $V_{CC}$ ), and Pin 16 ( $V_{CC}$ ) and apply –5.2 V to Pin 8 ( $V_{EE}$ ). If the translator is not required, Pin 6 may be left open to conserve dc power drain.

#### **MAXIMUM RATINGS**

Characteristic	Symbol	Rating	Unit								
(Ratings above which device life may be impaired)											
Power Supply Voltage (V <sub>CC</sub> = 0)	VEE	-8.0	Vdc								
Input Voltage (V <sub>CC</sub> = 0)	V <sub>in</sub>	0 to VEE	Vdc								
Output Source Current Continuous Surge	<u>0</u>	<50 <100	mAdc								
Storage Temperature Range	T <sub>stg</sub>	-65 to 175	°C								

(Recommended Maximum Ratings above which performance may be degraded)

Operating Temperature Range	T <sub>A</sub>	-40 to +85	°C
DC Fan-Out (Note 1) (Gates and Flip-Flops)	n	70	_


NOTES: 1. AC fan-out is limited by desired system performance.


2. ESD data available upon request.

# MC12013

# MECL PLL COMPONENTS DUAL MODULUS PRESCALER

SEMICONDUCTOR TECHNICAL DATA





#### ORDERING INFORMATION

Device	Operating Temperature Range	Package
MC12013D	$T_{\Delta} = -40 \text{ to } 85^{\circ}\text{C}$	SO-16
MC12013P	1A = -40 to 65 C	Plastic DIP

Figure 1. Logic Diagrams






Figure 2. Typical Frequency Synthesizer Application



#### **ELECTRICAL CHARACTERISTICS** (Supply Voltage = -5.2 V, unless otherwise noted.)

	1	Ī			Tost I	_imits			
		Pin	-	0°C		°C	0.5	i°C	1
		Under							
Characteristic	Symbol	Test	Min	Max	Min	Max	Min	Max	Unit
Power Supply Drain Current	ICC1	8	-88		-80		-80		mAdc
	ICC2	6		5.2		5.2		5.2	mAdc
Input Current	linH1	15 11 12 13		375 375 375 375		250 250 250 250		250 250 250 250	μAdc
	linH2	4 5	1.7 1.7	6.0 6.0	2.0 2.0	6.0 6.0	2.0 2.0	6.4 6.4	mAdc
	l <sub>inH3</sub>	5	0.7	3.0	1.0	3.0	1.0	3.6	
	linH4	9 10		100 100		100 100		100 100	μAdc
Leakage Current	linL1	15 11 12 13	-10 -10 -10 -10		-10 -10 -10 -10		-10 -10 -10 -10		μAdc
	linL2	9 10	-1.6 -1.6		-1.6 -1.6		-1.6 -1.6		mAdc
Reference Voltage	V <sub>BB</sub>	14			-1.360	-1.160			Vdc
Logic '1' Output Voltage	VOH1 (Note 1)	2 3	-1.100 -1.100	-0.890 -0.890	-1.000 -1.000	-0.810 -0.810	-0.930 -0.930	-0.700 -0.700	Vdc
	V <sub>OH2</sub>	7	-2.8		-2.6		-2.4		1
Logic '0' Output Voltage	VOL1 (Note 1)	2 3	-1.990 -1.990	-1.675 -1.675	-1.950 -1.950	-1.650 -1.650	-1.925 -1.925	-1.615 -1.615	Vdc
	V <sub>OL2</sub>	7		-4.26		-4.40		-4.48	1
Logic '1' Threshold Voltage	VOHA (Note 2)	2 3	-1.120 -1.120		-1.020 -1.020		-0.950 -0.950		Vdc
Logic '0' Threshold Voltage	VOLA (Note 3)	2 3		-1.655 -1.655		-1.630 -1.630		-1.595 -1.595	Vdc
Short Circuit Current	los	7	-65	-20	-65	-20	-65	-20	mAdc

**NOTES:** 1. Test outputs of the device must be tested by sequencing through the truth table. All input, power supply and ground voltages must be maintained between tests. The clock input is the waveform shown.



Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50  $\Omega$  resistor to -2.0 V. Test procedures are shown for only one gate. The other gates are tested in the same manner.

In addition to meeting the output levels specified, the device must divide by 10 during this test. The clock input is the waveform shown.

In addition to meeting the output levels specified, the device must divide by 11 during this test. The clock input is the waveform shown.


**ELECTRICAL CHARACTERISTICS** (Supply Voltage = -5.2 V, unless otherwise noted.) (continued)

			TEST VOLTAGE/CURRENT VALUES									
					Volt	S						
	@ Test Tem	oerature	V <sub>IHmax</sub>	V <sub>ILmin</sub>	V <sub>IHAmin</sub>	V <sub>ILAmax</sub>	V <sub>IH</sub>	VILH				
		–40°C	-0.890	-1.990	-1.205	-1.500	-2.8	-4.7				
		25°C	-0.810	-1.950	-1.105	-1.475	-2.8	-4.7				
		85°C	-0.700	-1.925	-1.035	-1.440	-2.8	-4.7				
		Pin	TE	ST VOLTAGE	APPLIED	TO PINS LIS	TED BELO	ow				
Characteristic	Symbol	Under Test	V <sub>IHmax</sub>	V <sub>ILmin</sub>	V <sub>IHAmin</sub>	V <sub>ILAmax</sub>	V <sub>IH</sub>	V <sub>IL</sub>	Gnd			
Power Supply Drain Current	ICC1	8							1,16			
	ICC2	6	4	5					6			
Input Current	linH1	15 11 12 13	15 11 12 13						1,16 1,16 1,16 1,16			
	linH2	4 5	5 5	4 4					6 6			
	l <sub>inH3</sub>	5	4	5					6			
	linH4	9 10					9 10		1,16 1,16			
Leakage Current	linL1	15 11 12 13							1,16 1,16 1,16 1,16			
	l <sub>inL2</sub>	9 10						9 10	1,16 1,16			
Reference Voltage	V <sub>BB</sub>	14							1,16			
Logic '1' Output Voltage	VOH1 (Note 1)	2 3		11,12,13 11,12,13				9,10 9,10	1,16 1,16			
	V <sub>OH2</sub>	7	5	4					6			
Logic '0' Output Voltage	VOL1 (Note 1)	2 3		11,12,13 11,12,13				9,10 9,10	1,16 1,16			
	V <sub>OL2</sub>	7	4	5					6			
Logic '1' Threshold Voltage	VOHA (Note 2)	2 3			11,12,13 11,12,13				1,16 1,16			
Logic '0' Threshold Voltage	V <sub>OLA</sub> (Note 3)	2 3				11,12,13 11,12,13			1,16 1,16			
Short Circuit Current	los	7	5	4				7	6			

NOTES: 1. Test outputs of the device must be tested by sequencing through the truth table. All input, power supply and ground voltages must be maintained between tests. The clock input is the waveform shown.

In addition to meeting the output levels specified, the device must divide by 10 during this test. The clock input is the waveform shown.

In addition to meeting the output levels specified, the device must divide by 11 during this test. The clock input is the waveform shown.




### **ELECTRICAL CHARACTERISTICS** (Supply Voltage = -5.2 V, unless otherwise noted.) (continued)

			TEST VOLTAGE/CURRENT VALUES								
			Volts mA								
	@ Test Tem	perature	VIHT	VILT	VEE	ΙL	loL	Іон			
		–40°C	-3.2	-4.4	-5.2	-0.25	16	-0.40	]		
		25°C	-3.2	-4.4	-5.2	-0.25	16	-0.40	]		
		85°C	-3.2	-4.4	-5.2	-0.25	16	-0.40			
		Pin	TE	ST VOLTAGE	APPLIED "	TO PINS LIS	STED BEL	ow	]		
Characteristic	Symbol	Under Test	V <sub>IHT</sub>	V <sub>ILT</sub>	VEE	ΙL	l <sub>OL</sub>	Іон	Gnd		
Power Supply Drain Current	lCC1	8			8				1,16		
	I <sub>CC2</sub>	6			8				6		
Input Current	l <sub>inH1</sub>	15 11 12 13	9,10 9,10 9,10		8 8 8				1,16 1,16 1,16 1,16		
	l <sub>inH2</sub>	4 5			8 8				6 6		
	linH3	5			8				6		
	l <sub>inH4</sub>	9 10			8 8				1,16 1,16		
Leakage Current	linL1	15 11 12 13			8,15 8,11 8,12 8,13				1,16 1,16 1,16 1,16		
	linL2	9 10			8 8				1,16 1,16		
Reference Voltage	V <sub>BB</sub>	14			8	14			1,16		
Logic '1' Output Voltage	VOH1 (Note 1)	2 3			8 8				1,16 1,16		
	V <sub>OH2</sub>	7			8			7	6		
Logic '0' Output Voltage	VOL1 (Note 1)	2 3			8 8				1,16 1,16		
	V <sub>OL2</sub>	7			8		7		6		
Logic '1' Threshold Voltage	VOHA (Note 2)	2 3	9,10 9,10		8 8				1,16 1,16		
Logic '0' Threshold Voltage	V <sub>OLA</sub> (Note 3)	2 3		9,10 9,10	8 8				1,16 1,16		
Short Circuit Current	los	7			8				6		
							<del> </del>				

NOTES: 1. Test outputs of the device must be tested by sequencing through the truth table. All input, power supply and ground voltages must be maintained between tests. The clock input is the waveform shown.

3. In addition to meeting the output levels specified, the device must divide by 11 during this test. The clock input is the waveform shown.



In addition to meeting the output levels specified, the device must divide by 10 during this test. The clock input is the waveform shown.

#### ELECTRICAL CHARACTERISTICS (Supply Voltage = 5.0 V, unless otherwise noted.)

1
Unit
mAdc
mAdc
μAdc
mAdc
μAdc
μAdc
mAdc
Vdc
Vdc
Vdc
]
Vdc
Vdc
mAdc
_ _ _

NOTES: 1. Test outputs of the device must be tested by sequencing through the truth table. All input, power supply and ground voltages must be maintained between tests. The clock input is the waveform shown.

Clock Input
VIHmax
VILmin

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50  $\Omega$  resistor to -2.0 V. Test procedures are shown for only one gate. The other gates are tested in the same manner.

In addition to meeting the output levels specified, the device must divide by 10 during this test. The clock input is the waveform shown.


<sup>3.</sup> In addition to meeting the output levels specified, the device must divide by 11 during this test. The clock input is the waveform shown.

### **ELECTRICAL CHARACTERISTICS** (Supply Voltage = 5.0 V, unless otherwise noted.) (continued)

			TEST VOLTAGE/CURRENT VALUES									
					Volt	ts						
	@ Test Temp	perature	VIHmax	V <sub>ILmin</sub>	VIHAmin	V <sub>ILAmax</sub>	VIH	VILH				
		–40°C	4.110	3.070	3.795	3.500	2.4	0.5				
		25°C	4.190	3.110	3.895	3.525	2.4	0.5				
		85°C		3.135	3.965	3.560	2.4	0.5				
		Pin	TE	TEST VOLTAGE APPLIED TO PINS LISTED BELOW								
Characteristic	Symbol	Under Test	V <sub>IHmax</sub>	V <sub>ILmin</sub>	V <sub>IHAmin</sub>	V <sub>ILAmax</sub>	V <sub>IH</sub>	V <sub>IL</sub>	(V <sub>EE</sub> ) Gnd			
Power Supply Drain Current	ICC1	8							8			
	I <sub>CC2</sub>	6	4	5					8			
Input Current	linH1	15 11 12 13	15 11 12 13						8 8 8 8			
	linH2	4 5	5 5	4 4					8 8			
	l <sub>inH3</sub>	5	4	5					8			
	linH4	9 10					9 10		8 8			
Leakage Current	linL1	15 11 12 13							8,15 8,11 8,12 8,13			
	l <sub>inL2</sub>	9 10						9 10	8 8			
Reference Voltage	V <sub>BB</sub>	14							8			
Logic '1' Output Voltage	VOH1 (Note 1)	2 3		11,12,13 11,12,13				9,10 9,10	8 8			
	V <sub>OH2</sub>	7	5	4					8			
Logic '0' Output Voltage	VOL1 (Note 1)	2 3		11,12,13 11,12,13				9,10 9,10	8 8			
	V <sub>OL2</sub>	7	4	5					8			
Logic '1' Threshold Voltage	VOHA (Note 2)	2 3			11,12,13 11,12,13				8 8			
Logic '0' Threshold Voltage	VOLA (Note 3)	2 3				11,12,13 11,12,13			8 8			
Short Circuit Current	los	7	5	4				7	8			

NOTES: 1. Test outputs of the device must be tested by sequencing through the truth table. All input, power supply and ground voltages must be maintained between tests. The clock input is the waveform shown.

3. In addition to meeting the output levels specified, the device must divide by 11 during this test. The clock input is the waveform shown.



In addition to meeting the output levels specified, the device must divide by 10 during this test. The clock input is the waveform shown.

### **ELECTRICAL CHARACTERISTICS** (Supply Voltage = 5.0 V, unless otherwise noted.) (continued)

				TEST V	OLTAGE/CU	JRRENT VA	LUES		
				Volts			mA		
	@ Test Tem	perature	V <sub>IHT</sub>	V <sub>ILT</sub>	VCC	ΙL	l <sub>OL</sub>	Іон	
		–40°C	2.0	0.8	5.0	-0.25	16	-0.40	
		25°C	2.0	0.8	5.0	-0.25	16	-0.40	]
		85°C	2.0	0.8	5.0	-0.25	16	-0.40	]
		Pin	TE	ST VOLTAGE	APPLIED '	TO PINS LIS	STED BEL	ow	
Characteristic	Symbol	Under Test	V <sub>IHT</sub>	V <sub>ILT</sub>	VCC	ΙL	l <sub>OL</sub>	ІОН	(V <sub>EE</sub> ) Gnd
Power Supply Drain Current	I <sub>CC1</sub>	8			1,16				8
	I <sub>CC2</sub>	6			6				8
Input Current	l <sub>inH1</sub>	15 11 12 13	9,10 9,10 9,10		1,16 1,16 1,16 1,16				8 8 8
	l <sub>inH2</sub>	4 5			6 6				8 8
	linH3	5			6				8
	linH4	9 10			1,16 1,16				8 8
Leakage Current	l <sub>inL1</sub>	15 11 12 13			1,16 1,16 1,16 1,16				8,15 8,11 8,12 8,13
	l <sub>inL2</sub>	9 10			1,16 1,16				8 8
Reference Voltage	V <sub>BB</sub>	14			1,16	14			8
Logic '1' Output Voltage	VOH1 (Note 1)	2 3			1,16 1,16				8 8
	V <sub>OH2</sub>	7			6			7	8
Logic '0' Output Voltage	VOL1 (Note 1)	2 3			1,16 1,16				8 8
	V <sub>OL2</sub>	7			6		7		8
Logic '1' Threshold Voltage	VOHA (Note 2)	2 3	9,10 9,10		1,16 1,16				8 8
Logic '0' Threshold Voltage	V <sub>OLA</sub> (Note 3)	2 3		9,10 9,10	1,16 1,16				8 8
Short Circuit Current	los	7			6				8

NOTES: 1. Test outputs of the device must be tested by sequencing through the truth table. All input, power supply and ground voltages must be maintained between tests. The clock input is the waveform shown.

3. In addition to meeting the output levels specified, the device must divide by 11 during this test. The clock input is the waveform shown.



In addition to meeting the output levels specified, the device must divide by 10 during this test. The clock input is the waveform shown.

#### **SWITCHING CHARACTERISTICS**

		Pin				1	MC1201	3				TEST VOLTAGES/WAVEFORMS APPLIED TO PINS LISTED BELOW:								
		Under		-40°C			25°C			85°C			Pulse	Pulse	Pulse	V <sub>IHmin</sub>	V <sub>ILmin</sub>	Ve	VEE	Vcc
Characteristic	Symbol	Test	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit	Gen.1	Gen.2	Gen.3	†	†	-3.0 V	-3.0 V	2.0
Propagation Delay (See Figures 3 and 5)	t <sub>15+2+</sub> t <sub>15+2-</sub> t <sub>5+7+</sub> t <sub>5-7-</sub>	2 2 7 7	_ _ _	_ _ _	8.1 7.5 8.4 6.5	_ _ _	_ _ _	8.1 7.5 8.1 6.5	_ _ _		8.9 8.2 8.9 7.1	ns	15 15 A A	= = =	_ _ _	_ _ _	11,12,13 11,12,13 — —	9,10 9,10 — —	8 8 8	1,6,16 1,6,16 1,6,16 1,6,16
Setup Time (See Figures 4 and 5)	t <sub>setup1</sub> t <sub>setup2</sub>	11 9	5.0 5.0	_	_	5.0 5.0	=	_	5.0 5.0	_	_	ns ns	15 15	_	_	_	* 11,12,13	9,10	8 8	1,6,16 1,6,16
Release Time (See Figures 4 and 5)	t <sub>rel1</sub> t <sub>rel2</sub>	11 9	5.0 5.0	_	=	5.0 5.0	=	_	5.0 5.0	_	=	ns ns	15 15	_	-	_	* 11,12,13	9.10	8 8	1,6,16 1,6,16
Toggle Frequency (See Figure 6) ÷10/11	f <sub>max</sub>	2	500	_	-	550	_	_	500	-	1	MHz	_	_	_	11	_	_	8	16

<sup>\*</sup>Test inputs sequentially, with Pulse Generator 2 or 3 as indicated connected to input under test, and the voltage indicated applied to the other input(s) of the same type (i.e., MECL or MTTL).

	-40°C	25°C	85°C	
†V <sub>IHmin</sub>	1.03	1.115	1.20	Vdc
†V <sub>ILmin</sub>	0.175	0.200	0.235	Vdc

Figure 3. AC Voltage Waveforms




Figure 4. Setup and Release Time Waveforms





Figure 5. AC Test Circuit




PRF = 10 MHz PW = 50% Duty Cycle  $t + = t - = 2.0 \pm 0.2 \text{ ns}$ 

Pulse Generator 3: PRF = 2.0 MHz PW = 50% Duty Cycle  $t + = t - = 5.0 \pm 0.5$  ns All resistors are +1%.

All input and output cables to the scope are equal lengths of 50  $\Omega$  coaxial cable. The 1950  $\Omega$  resistor at Pin 7 and the scope termination impedance constitute a 40:1 attenuator probe.  $C_T = 15 \ pF = total parasitic capacitance which includes probe, wiring, and load capacitance.$ 

Unused output connected to a 50  $\Omega$  resistor to ground.

Figure 6. Maximum Frequency Test Circuit



Unused output connected to a 50  $\Omega$  resistor to ground





Figure 7. State Diagram



The State of the Enable is important <u>only</u> for the positive Clock Transition when the counter is in state 1100.

#### **APPLICATIONS INFORMATION**


The primary application of this device is as a high-speed variable modulus prescaler in the divide by N section of a phase-locked loop synthesizer used as the local oscillator of two-way radios.

Proper VHF termination techniques should be followed when the clock is separated from the prescaler by any appreciable distance.

In it's basic form, this device will divide by 10/11. Division

by 10 occurs when any one or all of the five gate inputs E1 through E5 are high. Division by 11 occurs when all inputs E1 through E5 are low. (Unconnected MTTL inputs are normally high, unconnected MECL inputs are normally low). With the addition of extra parts, many different division configurations may be obtained (20/21, 40/41, 50/51, 100/101, etc.) A few of the many configurations are shown below.

Figure 8. Divide By 10/11







Figure 9. Divide By 20/21




	COUNT	Q1	Q2	Q3	Q4	Q4	
	31	1	1	1	1	1	$\blacksquare$
	30	0	1	1	1	1	
	28	3 0 0 1 1 1					
	24	0	0	0	1	1	
	25	1	0	0	1	1	
	27	1	1	0	1	1	
	22	0	1	1	0	1	
	20	0	0	1	0	1	
	16	0	0	0	0	1	
	17	1	0	0	0	1	
E2 + E3 + E4 + E5 = 0	19	1	1	0	0	1	E2 + E3 + E4 + E5 = 1
	14	0	1	1	1	0	
	12	0	0	1	1	0	
	8	0	0	0	1	0	
	9	1	0	0	1	0	
	11	1	1	0	1	0	
	6	0	1	1	0	0	
	4	0	0	1	0	0	
	0	0	0	0	0	0	
	1	1	0	0	0	0	
	3	1	1	0	0	0	<b></b>

To obtain an MTTL output, connect Pins 5 and 4 to Pins 2 and 3, respectively. Termination resistors for the MECL outputs are not shown, but are required except for the flip—flop driving the translator section.

The  $\div$  20/21 counter may also be built using an MTTL flip–flop by connecting Pins 5 and 4 to Pins 2 and 3 respectively, and driving the MTTL flip–flop with Pin 7. MC12013 inputs E4 and E5 are used rather than E1. With E1 + E2 + E3 = 0, operation remains as shown.


Figure 10. Divide By 40/41



For  $\div 40 : E4 + E5 = 1$ For  $\div 41 : E4 + E5 = 0$ 

Termination resistors for MECL outputs are not shown, but are required except for the flip-flop driving the translator section.


#### **OUTLINE DIMENSIONS**




- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: MILLIMETER.
  3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
  4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) DED SIDE.
- PER SIDE.

  5. DIMENSION D DOES NOT INCLUDE DAMBAR
- PROTRUSION. ALLOWABLE DAMBAR
  PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIN	IETERS	INCHES		
DIM	MIN	MAX	MIN	MAX	
Α	9.80	10.00	0.386	0.393	
В	3.80	4.00	0.150	0.157	
С	1.35	1.75	0.054	0.068	
D	0.35	0.49	0.014	0.019	
F	0.40	1.25	0.016	0.049	
G	1.27 BSC		0.050 BSC		
J	0.19	0.25	0.008	0.009	
K	0.10	0.25	0.004	0.009	
M	0 °	7°	0 °	7°	
Р	5.80	6.20	0.229	0.244	
R	0.25	0.50	0.010	0.019	





-A-

#### NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. CONTROLLING DIMENSION: INCH.
- DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.
  DIMENSION B DOES NOT INCLUDE MOLD FLASH.
  ROUNDED CORNERS OPTIONAL.

	INCHES		MILLIMETERS	
DIM	MIN	MAX	MIN	MAX
Α	0.740	0.770	18.80	19.55
В	0.250	0.270	6.35	6.85
С	0.145	0.175	3.69	4.44
D	0.015	0.021	0.39	0.53
F	0.040	0.70	1.02	1.77
G	0.100 BSC		2.54 BSC	
Н	0.050 BSC		1.27 BSC	
J	0.008	0.015	0.21	0.38
K	0.110	0.130	2.80	3.30
L	0.295	0.305	7.50	7.74
M	0°	10°	0 °	10 °
S	0.020	0.040	0.51	1.01

# MC12013 NOTES

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and in are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

Mfax is a trademark of Motorola, Inc.

#### How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; JAPAN: Nippon Motorola Ltd.; SPD, Strategic Planning Office, 141, P.O. Box 5405, Denver, Colorado 80217. 1–303–675–2140 or 1–800–441–2447 4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan. 81–3–5487–8488

#### Customer Focus Center: 1-800-521-6274

Mfax™: RMFAX0@email.sps.mot.com - TOUCHTONE 1-602-244-6609
Motorola Fax Back System - US & Canada ONLY 1-800-774-1848 - http://sps.motorola.com/mfax/

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852-26629298

HOME PAGE: http://motorola.com/sps/



MC12013/D