

initiates Data Transmit after delaying the value contained in the Read Delay Register. Data Transmit is active while 20 or 21 data clocks are sent per DDC101 (depends on the output data format). For each DDC101 data word received by the PC Interface Board, the serial data is fed into a serial to parallel shift register. Each output word is stored at a separate RAM address. After the output word is written to RAM, the RAM address counter is incremented.

The DDC101 PC Interface Board contains 32k by 24 bit RAM. This provides storage of a twenty-four bit word containing the DDC101's serial data in bits 20 to 0 (LSB = bit 0), output data format (unipolar or BTC) in bit 21, and overflow positive and negative in bits 23 and 22, respectively. Data is read back to the PC as six four bit nibbles.

Data Retrieval—Setting bit 5 of the Control Register low initiates the read data function of the PC Interface Board. Following a completed write cycle, the address counter will be put in a decrement mode and the RAM enabled for reading.

The data is read by the PC as six four bit nibbles. Writing to the desired Read Address outputs the specified nibble (refer to Table I). When all six nibbles have been read the memory is then decremented by writing to address \$6F and the next data word can be read. Note that the data is inherently read last data word recorded first.

During the Read Mode, the PC Interface Board continues to issue FDS and Data Transmit commands to the DDC101. However, the data transmitted is not stored in RAM. The output of the parallel to serial shift register is disabled allowing the RAM data to be put on the bus for the read.

Setup Retrieval—Setting bit 1 of the Control Register low initiates the Setup Retrieval function of the PC Interface Board. The PC Interface Board instructs the DDC101(s) under test to send back their Setup Code information. This Setup Code information is stored on the PC Interface Boards RAM. Upon completion of the Setup Code Retrieval from the DDC101(s), the PC can then retrieve the Setup Code data from the PC Interface Board via setting control bit 5 low.

Setting control bit 1 low starts a machine in the PC Interface Board to retrieve the Setup Data from the DDC101(s) under test. The machine stores each DDC101's setup code at individual word locations of the PC Interface Board's RAM. The Setup Code is stored in the bottom three nibbles of each RAM word.

The Setup Data is read back from the PC Interface Board to the PC in a similar manner to the Data Retrieval operation, except only the bottom three nibbles need to be read.

SAMPLE PROGRAM

“Turbo Pascal Program Used for PC Interface Board Communications” lists a sample Turbo Pascal program which can be used with the PC Interface Board. This program may provide a useful starting point for a user customized application. This sample program is available on the DDC101 Evaluation Fixture’s accompanying floppy diskette.




FIGURE 1. Circuit Diagram of PC Interface Board.




FIGURE 2. DDC101 PC Interface, XILINX U1 Setup PROM U5.




FIGURE 3. DDC101 Setup PROM U5, Output Data Control (DDCODC).




FIGURE 4. DDC101 Setup PROM U5, Data In (DDCDIN).




FIGURE 5. DDC101 Setup PROM U5, Clock Control (DDCCKC).




FIGURE 6. DDC101 PC Interface, XILINX U2 Setup PROM U6.




FIGURE 7. DDC101 Setup PROM U6, Memory Control (DDCMEM).




FIGURE 8. DDC101 Setup PROM U6, Collect Data Control (DDCCDC).




FIGURE 9. Circuit Diagram of DDC101-DUT Board.