



ADS802

SpeedPLUS™ 12-Bit, 10MHz Sampling ANALOG-TO-DIGITAL CONVERTER

FEATURES

- NO MISSING CODES
- LOW POWER: 250mW
- INTERNAL REFERENCE
- WIDEBAND TRACK/HOLD: 65MHz
- SINGLE +5V SUPPLY

APPLICATIONS


- IF AND BASEBAND DIGITIZATION
- DATA ACQUISITION CARDS
- TEST INSTRUMENTATION
- CCD IMAGING
 - Copiers
 - Scanners
 - Cameras
- VIDEO DIGITIZING
- GAMMA CAMERAS

DESCRIPTION

The ADS802 is a low power, monolithic 12-bit, 10MHz analog-to-digital converter utilizing a small geometry CMOS process. This COMPLETE converter includes a 12-bit quantizer, wideband track/hold, reference and three-state outputs. It operates from a single +5V power supply and can be configured to accept either differential or single-ended input signals.

The ADS802 employs digital error correction in order to provide excellent Nyquist differential linearity performance for demanding imaging applications. Its low distortion, high SNR, and high oversampling capability give it the extra margin needed for telecommunications, test instrumentation and video applications.

This high performance A/D converter is specified for AC and DC performance at a 10MHz sampling rate. The ADS802 is available in 28-pin SOIC and SSOP packages.



International Airport Industrial Park • Mailing Address: PO Box 11400, Tucson, AZ 85734 • Street Address: 6730 S. Tucson Blvd., Tucson, AZ 85706 • Tel: (520) 746-1111 • Twx: 910-952-1111
Internet: <http://www.burr-brown.com/> • FAXLine: (800) 548-6133 (US/Canada Only) • Cable: BBRCORP • Telex: 066-6491 • FAX: (520) 889-1510 • Immediate Product Info: (800) 548-6132

SPECIFICATIONS (CONT)

At $T_A = +25^\circ\text{C}$, $V_S = +5\text{V}$, and Sampling Rate = 10MHz, with a 50% duty cycle clock having a 2ns rise/fall time, unless otherwise noted.

| PARAMETER | CONDITIONS | TEMP | ADS802U, E | | | UNITS |
|--|--|------------------------------|---------------------------------------|------|--------------|--------------------|
| | | | MIN | TYP | MAX | |
| OUTPUTS Logic Family Logic Coding Logic Levels | Logic Selectable Logic "LO" Logic "HI" | Full Full Full Full | TTL/HCT Compatible CMOS SOB or BTC | | | V V ns ns |
| 3-State Enable Time | | | 0 | | 0.4 | |
| 3-State Disable Time | | | 2.0 | 20 | $+V_S$ 40 | |
| POWER SUPPLY REQUIREMENTS | | | | | | |
| Supply Voltage: $+V_S$ | | | Operating | Full | +4.75 | |
| Supply Current: $+I_S$ | Operating | +25°C | | 50 | 62 | mA |
| Power Consumption | Operating | Full | | 52 | 62 | mA |
| | Operating | +25°C | | 250 | 310 | mW |
| Thermal Resistance, θ_{JA} | Operating | Full | | 260 | 310 | mW |
| | 28-Pin SOIC | | | 75 | | °C/W |
| | 28-Pin SSOP | | | 50 | | °C/W |

ABSOLUTE MAXIMUM RATINGS

| | |
|--|---------------------------------|
| $+V_S$ | +6V |
| Analog Input | 0V to ($+V_S + 300\text{mV}$) |
| Logic Input | 0V to ($+V_S + 300\text{mV}$) |
| Case Temperature | +100°C |
| Junction Temperature | +150°C |
| Storage Temperature | +125°C |
| External Top Reference Voltage (REFT) | +3.4V Max |
| External Bottom Reference Voltage (REFB) | +1.1V Min |

NOTE: Stresses above these ratings may permanently damage the device.

PACKAGE/ORDERING INFORMATION

| PRODUCT | PACKAGE | PACKAGE DRAWING NUMBER ⁽¹⁾ | TEMPERATURE RANGE |
|---------|-------------|---------------------------------------|-------------------|
| ADS802U | 28-Pin SOIC | 217 | -40°C to +85°C |
| ADS802E | 28-Pin SSOP | 324 | -40°C to +85°C |


NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix C of Burr-Brown IC Data Book.

ELECTROSTATIC DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

Electrostatic discharge can cause damage ranging from performance degradation to complete device failure. Burr-Brown Corporation recommends that all integrated circuits be handled and stored using appropriate ESD protection methods.


PIN CONFIGURATION



PIN DESCRIPTIONS







| PIN | DESIGNATOR | DESCRIPTION |
|-----|------------|---|
| 1 | GND | Ground |
| 2 | B1 | Bit 1, Most Significant Bit |
| 3 | B2 | Bit 2 |
| 4 | B3 | Bit 3 |
| 5 | B4 | Bit 4 |
| 6 | B5 | Bit 5 |
| 7 | B6 | Bit 6 |
| 8 | B7 | Bit 7 |
| 9 | B8 | Bit 8 |
| 10 | B9 | Bit 9 |
| 11 | B10 | Bit 10 |
| 12 | B11 | Bit 11 |
| 13 | B12 | Bit 12, Least Significant Bit |
| 14 | GND | Ground |
| 15 | +Vs | +5V Power Supply |
| 16 | CLK | Convert Clock Input, 50% Duty Cycle |
| 17 | +Vs | +5V Power Supply |
| 18 | OE | HI: High Impedance State. LO or Floating: Normal Operation. Internal pull-down resistors. |
| 19 | MSBI | Most Significant Bit Inversion. HI: MSB inverted for complementary output. LO or Floating: Straight output. Internal pull-down resistors. |
| 20 | +Vs | +5V Power Supply |
| 21 | REFB | Bottom Reference Bypass. For external bypassing of internal +1.25V reference. |
| 22 | CM | Common-Mode Voltage. It is derived by (REFT + REFB)/2. |
| 23 | REFT | Top Reference Bypass. For external bypassing of internal +3.25V reference. |
| 24 | +Vs | +5V Power Supply |
| 25 | GND | Ground |
| 26 | IN | Input |
| 27 | IN | Complementary Input |
| 28 | GND | Ground |

TIMING DIAGRAM









TYPICAL PERFORMANCE CURVES

At $T_A = +25^\circ\text{C}$, $V_S = +5\text{V}$, Sampling Rate = 10MHz, with a 50% duty cycle clock having a 2ns rise/fall time, unless otherwise noted.









TYPICAL PERFORMANCE CURVES (CONT)

At $T_A = +25^\circ\text{C}$, $V_S = +5\text{V}$, Sampling Rate = 10MHz, with a 50% duty cycle clock having a 2ns rise/fall time, unless otherwise noted.







TYPICAL PERFORMANCE CURVES (CONT)

At $T_A = +25^\circ\text{C}$, $V_S = +5\text{V}$, Sampling Rate = 10MHz, with a 50% duty cycle clock having a 2ns rise/fall time, unless otherwise noted.



TYPICAL PERFORMANCE CURVES (CONT)

At $T_A = +25^\circ\text{C}$, $V_S = +5\text{V}$, Sampling Rate = 10MHz, with a 50% duty cycle clock having a 2ns rise/fall time, unless otherwise noted.



THEORY OF OPERATION

The ADS802 is a high speed sampling analog-to-digital converter with pipelining. It uses a fully differential architecture and digital error correction to guarantee 12-bit resolution. The differential track/hold circuit is shown in Figure 1. The switches are controlled by an internal clock which has a non-overlapping two phase signal, $\phi 1$ and $\phi 2$. At the sampling time the input signal is sampled on the bottom plates of the input capacitors. In the next clock phase, $\phi 2$, the bottom plates of the input capacitors are connected together and the feedback capacitors are switched to the op amp output. At this time the charge redistributes between C_1 and C_H , completing one track/hold cycle. The differential output is a held DC representation of the analog input at the sample time. The track/hold circuit can also convert a single-ended input signal into a fully differential signal for the quantizer.

The pipelined quantizer architecture has 11 stages with each stage containing a two-bit quantizer and a two bit digital-to-analog converter, as shown in Figure 2. Each two-bit quantizer stage converts on the edge of the sub-clock, which is twice the frequency of the externally applied clock. The output of each quantizer is fed into its own delay line to




FIGURE 1. Input Track/Hold Configuration with Timing Signals.




FIGURE 2. Pipeline A/D Architecture.

time-align it with the data created from the following quantizer stages. This aligned data is fed into a digital error correction circuit which can adjust the output data based on the information found on the redundant bits. This technique gives the ADS802 excellent differential linearity and guarantees no missing codes at the 12-bit level.

Since there are two pipeline stages per external clock cycle, there is a 6.5 clock cycle data latency from the start convert signal to the valid output data. The output data is available in Straight Offset Binary (SOB) or Binary Two's Complement (BTC) format.

THE ANALOG INPUT AND INTERNAL REFERENCE

The analog input of the ADS802 can be configured in various ways and driven with different circuits, depending on the nature of the signal and the level of performance desired. The ADS802 has an internal reference that sets the full scale input range of the A/D. The differential input range has each input centered around the common-mode of +2.25V, with each of the two inputs having a full scale range of +1.25V to +3.25V. Since each input is 2V peak-to-peak and 180° out of phase with the other, a 4V differential input signal to the quantizer results. As shown in Figure 3, the positive full scale reference (REFT) and the negative full scale (REFB) are brought out for external bypassing. In addition, the common-mode voltage (CM) may be used as a reference to provide the appropriate offset for the driving circuitry. However, care must be taken not to appreciably load this reference node. For more information regarding external references, single-ended input, and ADS802 drive circuits, refer to the applications section.




FIGURE 3. Internal Reference Structure.

CLOCK REQUIREMENTS

The CLK pin accepts a CMOS level clock input. The rising and falling edges of the externally applied convert command clock control the various interstage conversions in the pipeline. Therefore, the duty cycle of the clock should be held at 50% with low jitter and fast rise/fall times of 2ns or less. This is particularly important when digitizing a high frequency input and operating at the maximum sample rate. Deviation from a 50% duty cycle will effectively shorten some of the interstage settling times, thus degrading the SNR and DNL performance.

DIGITAL OUTPUT DATA

The 12-bit output data is provided at CMOS logic levels. The standard output coding is Straight Offset Binary where a full scale input signal corresponds to all “1’s” at the output. This condition is met with pin 19 “LO” or Floating due to an internal pull-down resistor. By applying a logic “HI” voltage to this pin, a Binary Two’s Complement output will be provided where the most significant bit is inverted. The digital outputs of the ADS802 can be set to a high impedance state by driving \overline{OE} (pin 18) with a logic “HI”. Normal operation is achieved with pin 18 “LO” or Floating due to internal pull-down resistors. This function is provided for testability purposes and is not meant to drive digital buses directly or be dynamically changed during the conversion process.

| DIFFERENTIAL INPUT ⁽¹⁾ | OUTPUT CODE | |
|--|----------------------------------|-----------------------|
| | SOB PIN 19 FLOATING or LOW | BTC PIN 19 HIGH |
| +FS (IN = +3.25V, \overline{IN} = +1.25V) | 111111111111 | 011111111111 |
| +FS -1LSB | 111111111111 | 011111111111 |
| +FS -2LSB | 111111111110 | 011111111110 |
| +3/4 Full Scale | 111000000000 | 011000000000 |
| +1/2 Full Scale | 110000000000 | 010000000000 |
| +1/4 Full Scale | 101000000000 | 001000000000 |
| +1LSB | 100000000001 | 000000000001 |
| Bipolar Zero (IN = \overline{IN} = +2.25V) | 100000000000 | 000000000000 |
| -1LSB | 011111111111 | 111111111111 |
| -1/4 Full Scale | 011000000000 | 111000000000 |
| -1/2 Full Scale | 010000000000 | 110000000000 |
| -3/4 Full Scale | 001000000000 | 101000000000 |
| -FS +1LSB | 000000000001 | 100000000001 |
| -FS (IN = +1.25V, \overline{IN} = +3.25V) | 000000000000 | 100000000000 |

Note: In the single-ended input mode, +FS = +4.25V and -FS = +0.25V.

TABLE I. Coding Table for the ADS802.

APPLICATIONS

DRIVING THE ADS802

The ADS802 has a differential input with a common-mode of +2.25V. For AC-coupled applications, the simplest way to create this differential input is to drive the primary winding of a transformer with a single-ended input. A differential output is created on the secondary if the center tap is tied to the common-mode voltage of +2.25V per Figure 4. This transformer-coupled input arrangement pro-




FIGURE 4. AC-Coupled Single-Ended to Differential Drive Circuit Using a Transformer.

vides good high frequency AC performance. It is important to select a transformer that gives low distortion and does not exhibit core saturation at full scale voltage levels. Since the transformer does not appreciably load the ladder, there is no need to buffer the common-mode (CM) output in this instance. In general, it is advisable to keep the current draw from the CM output pin below 0.5μA to avoid nonlinearity in the internal reference ladder. A FET input operational amplifier such as the OPA130 can provide a buffered reference for driving external circuitry. The analog IN and \bar{IN} inputs should be bypassed with 22pF capacitors to minimize track/hold glitches and to improve high input frequency performance.

Figure 5 illustrates another possible low cost interface circuit which utilizes resistors and capacitors in place of a transformer. Depending on the signal bandwidth, the component values should be carefully selected in order to maintain the performance outlined in the data sheet. The input capacitors, C_{IN} , and the input resistors, R_{IN} , create a high-pass filter with the lower corner frequency at $f_C = 1/(2\pi R_{IN} C_{IN})$. The corner frequency can be reduced by either increasing the value of R_{IN} or C_{IN} . If the circuit operates with a 50Ω or 75Ω impedance level, the resistors are fixed and only the value of the capacitor can be increased. Usually AC-coupling capacitors are electrolytic or tantalum capacitors with values of 1μF or higher. It should be noted that these large capacitors become inductive with increased input frequency, which could lead to signal amplitude errors or oscillation. To maintain a low AC-coupling impedance throughout the signal band, a small value (e.g. 1μF) ceramic capacitor could be added in parallel with the polarized capacitor.

Capacitors C_{SH1} and C_{SH2} are used to minimize current glitches resulting from the switching in the input track and hold stage and to improve signal-to-noise performance. These capacitors can also be used to establish a low-pass filter and effectively reduce the noise bandwidth. In order to create a real pole, resistors R_{SER1} and R_{SER2} were added in series with each input. The cut-off frequency of the filter is determined

by $f_C = 1/(2\pi R_{SER} \cdot (C_{SH} + C_{ADC}))$ where R_{SER} is the resistor in series with the input, C_{SH} is the external capacitor from the input to ground, and C_{ADC} is the internal input capacitance of the A/D converter (typically 4pF).

Resistors R_1 and R_2 are used to derive the necessary common mode voltage from the buffered top and bottom references. The total load of the resistor string should be selected so that the current does not exceed 1mA. Although the circuit in Figure 5 uses two resistors of equal value so that the common mode voltage is centered between the top and bottom reference (+2.25V), it is not necessary to do so. In all cases the center point, V_{CM} , should be bypassed to ground in order to provide a low impedance AC ground.

If the signal needs to be DC coupled to the input of the ADS802, an operational amplifier input circuit is required. In the differential input mode, any single-ended signal must be modified to create a differential signal. This can be accomplished by using two operational amplifiers, one in the noninverting mode for the input and the other amplifier in the inverting mode for the complementary input. The low distortion circuit in Figure 6 will provide the necessary input shifting required for signals centered around ground. It also employs a diode for output level shifting to guarantee a low distortion +3.25V output swing. Other amplifiers can be used in place of the OPA642s if the lowest distortion is not necessary. If output level shifting circuits are not used, care must be taken to select operational amplifiers that give the necessary performance when swinging to +3.25V with a ±5V supply operational amplifier.

The ADS802 can also be configured with a single-ended input full scale range of +0.25V to +4.25V by tying the complementary input to the common-mode reference voltage as shown in Figure 7. This configuration will result in increased even-order harmonics, especially at higher input frequencies. However, this tradeoff may be quite acceptable for time-domain applications. The driving amplifier must give adequate performance with a +0.25V to +4.25V output swing in this case.




FIGURE 5. AC-Coupled Differential Input Circuit.




FIGURE 6. A Low Distortion DC-Coupled, Single-Ended to Differential Input Driver Circuit.




FIGURE 7. Single-Ended Input Connection.

EXTERNAL REFERENCES AND ADJUSTMENT OF FULL SCALE RANGE

The internal reference buffers are limited to approximately 1mA of output current. As a result, these internal +1.25V and +3.25V references may be overridden by external references that have at least 18mA (at room temperature) of output drive capability. In this instance, the common-mode voltage will be set halfway between the two references. This feature can be used to adjust the gain error, improve gain drift, or to change the full scale input range of the ADS801. Changing the full scale range to a lower value has the benefit of easing the swing requirements of external input amplifiers. The external references can vary as long as the value of the external top reference (REF_{T_EXT}) is less than or equal to +3.4V and the value of the external bottom reference (REF_{B_EXT}) is greater than or equal to +1.1V and the difference between the external references are greater than or equal to 1.5V.

For the differential configuration, the full scale input range will be set to the external reference values that are selected. For the single-ended mode, the input range is $2 \cdot (REF_{T_EXT} -$

$REF_{B_EXT})$, with the common-mode being centered at $(REF_{T_EXT} + REF_{B_EXT})/2$. Refer to the typical performance curves for expected performance vs full scale input range.

The circuit in Figure 8 works completely on a single +5V supply. As a reference element, it uses the micro-power reference REF1004-2.5, which is set to a quiescent current of 0.1mA. Amplifier A_2 is configured as a follower to buffer the +1.25V generated from the resistor divider. To provide the necessary current drive, a pull-down resistor, R_p is added.

Amplifier A_1 is configured as an adjustable gain stage, with a range of approximately 1 to 1.32. The pull-up resistor again relieves the op amp from providing the full current drive. The value of the pull-up/down resistors is not critical and can be varied to optimize power consumption. The need for pull-up/down resistors depends only on the drive capability of the selected drive amplifiers and thus can be omitted.

PC BOARD LAYOUT AND BYPASSING

A well-designed, clean PC board layout will assure proper operation and clean spectral response. Proper grounding and bypassing, short lead lengths, and the use of ground planes are particularly important for high frequency circuits. Multilayer PC boards are recommended for best performance but if carefully designed, a two-sided PC board with large, heavy ground planes can give excellent results. It is recommended that the analog and digital ground pins of the ADS801 be connected directly to the analog ground plane. In our experience, this gives the most consistent results. The A/D power supply commons should be tied together at the analog ground plane. Power supplies should be bypassed with 0.1μF ceramic capacitors as close to the pin as possible.

DYNAMIC PERFORMANCE TESTING

The ADS801 is a high performance converter and careful attention to test techniques is necessary to achieve accurate results. Highly accurate phase-locked signal sources allow high resolution FFT measurements to be made without using data windowing functions. A low jitter signal generator such as the HP8644A for the test signal, phase-locked with a low jitter HP8022A pulse generator for the A/D clock, gives excellent results. Low pass filtering (or bandpass filtering) of test signals is absolutely necessary to test the low distortion of the ADS801. Using a signal amplitude slightly lower than full scale will allow a small amount of “headroom” so that noise or DC offset voltage will not overrange the A/D and cause clipping on signal peaks.

DYNAMIC PERFORMANCE DEFINITIONS

1. Signal-to-Noise-and-Distortion Ratio (SINAD):

$$10 \log \frac{\text{Sinewave Signal Power}}{\text{Noise} + \text{Harmonic Power (first 15 harmonics)}}$$
2. Signal-to-Noise Ratio (SNR):

$$10 \log \frac{\text{Sinewave Signal Power}}{\text{Noise Power}}$$
3. Intermodulation Distortion (IMD):

$$10 \log \frac{\text{Highest IMD Product Power (to 5th-order)}}{\text{Sinewave Signal Power}}$$

IMD is referenced to the larger of the test signals f_1 or f_2 . Five “bins” either side of peak are used for calculation of fundamental and harmonic power. The “0” frequency bin (DC) is not included in these calculations as it is of little importance in dynamic signal processing applications.




FIGURE 8. Optional External Reference to Set the Full-Scale Range Utilizing a Dual, Single-Supply Op Amp.




FIGURE 9. ADS802 Interface Schematic with AC-Coupling and External Buffers.