

IP Core Generator: Logic Gates



Features

- Accessible from the Macro Generator Dialog and HDLPlanner™ – Included in IDS for FPGA Devices and System Designer™ for AT94K FPSLIC™ Devices
- Variable Width of Input and Output Data
- Variable Pitch of Input Pins
- Latch Enable Selection
- Tri-state Control Selection
- Reset/Set/Preset Pin Selection
- Asynchronous Initialization Selection
- Initialization Value Radix Selection

Description

A variety of Logic Gates can be generated, each with a programmable number of inverted inputs.

Parameters

Parameter	Value	Explanation
Gate Type	AND	AND gates
	NAND	NAND gates
	OR	OR gates
	NOR	NOR gates
	XOR	Exclusive OR gates
	XNOR	Exclusive NOR gates
	INV	Inverter gates
Number of Gates	Integer > 0	Number of gates in component
Number of Inputs per Gate	Integer > 0	Width of input vector for each gate
Number of Inverted Inputs per Gate	Integer > 0	Number of inputs that are inverted on each gate. The inverted inputs start from the first input to the gate and count up.
Common Input	Boolean	Select this option if a common input should be supplied to each of the gates

Programmable
SLI
AT40K
AT40KAL
AT94K

Application
Note

Rev. 2438A-1/02



Pins

Type	Name	Option	Explanation
In	DATA[S - 1:0]_[W - 1:0]	No	Gate input pin where S ⁽¹⁾ goes from 0 to Size and W ⁽²⁾ goes from 0 to Width
Out	RESULT[S - 1:0]	No	Gate output
In	COMMON_DATA	Yes	Common input Enable pin for each of the gates

- Notes: 1. S stands for Size (number of gates).
2. W stands for Width (number of inputs per gate).

Truth Table

Type	Name ⁽¹⁾	Explanation ⁽²⁾
AND	DATA[S - 1:0]_[W - 1:0]	DATA0 * DATA1 ... * DATAW - 1
INV	DATA[S - 1:0]_[W - 1:0]	~DATA0, ~DATA1, ... ~DATAS - 1
NAND	DATA[S - 1:0]_[W - 1:0]	~(DATA0 * DATA1 ... * DATAW - 1)
NOR	DATA[S - 1:0]_[W - 1:0]	~(DATA0 + DATA1 ... + DATAW - 1)
OR	DATA[S - 1:0]_[W - 1:0]	DATA0 + DATA1 ... + DATAW - 1
XOR	DATA[S - 1:0]_[W - 1:0]	DATA0 ^ DATA1 ... ^ DATAW - 1
XNOR	DATA[S - 1:0]_[W - 1:0]	~(DATA0 ^ DATA1 ... ^ DATAW - 1)

- Notes: 1. S stands for Size (number of gates).
2. W stands for Width (number of inputs per gate).


If the inverter function is selected, or the gate width is 2, the macro must be generated as a soft macro (i.e., with the Hard macro option deselected). This is to ensure the most efficient implementation of the logic as small gates are better handled by the Mapper in Figaro and cannot be effectively implemented as a hard macro.

Statistics

Device	Name	Speed (MHz)	Delay (ns)	Cells	Size (x * y)
AT40K	log16	96.9	10.4	6	4 x 2
AT40K	log8	189.9	5.3	3	3 x 2
AT40KAL/ AT94KAL	log16	138.9	7.2	6	4 x 2
AT40KAL/ AT94KAL	log8	304.9	3.3	3	3 x 2

Figure 1 shows an example of the log16 macro options.

Figure 1. Logic Gates Generators





Atmel Headquarters

Corporate Headquarters

2325 Orchard Parkway
San Jose, CA 95131
TEL 1(408) 441-0311
FAX 1(408) 487-2600

Europe

Atmel SarL
Route des Arsenaux 41
Casa Postale 80
CH-1705 Fribourg
Switzerland
TEL (41) 26-426-5555
FAX (41) 26-426-5500

Asia

Atmel Asia, Ltd.
Room 1219
Chinachem Golden Plaza
77 Mody Road Tsimhatsui
East Kowloon
Hong Kong
TEL (852) 2721-9778
FAX (852) 2722-1369

Japan

Atmel Japan K.K.
9F, Tonetsu Shinkawa Bldg.
1-24-8 Shinkawa
Chuo-ku, Tokyo 104-0033
Japan
TEL (81) 3-3523-3551
FAX (81) 3-3523-7581

Atmel Operations

Memory

Atmel Corporate
2325 Orchard Parkway
San Jose, CA 95131
TEL 1(408) 436-4270
FAX 1(408) 436-4314

Microcontrollers

Atmel Corporate
2325 Orchard Parkway
San Jose, CA 95131
TEL 1(408) 436-4270
FAX 1(408) 436-4314

Atmel Nantes

La Chantrerie
BP 70602
44306 Nantes Cedex 3, France
TEL (33) 2-40-18-18-18
FAX (33) 2-40-18-19-60

ASIC/ASSP/Smart Cards

Atmel Rousset
Zone Industrielle
13106 Rousset Cedex, France
TEL (33) 4-42-53-60-00
FAX (33) 4-42-53-60-01

Atmel Colorado Springs
1150 East Cheyenne Mtn. Blvd.
Colorado Springs, CO 80906
TEL 1(719) 576-3300
FAX 1(719) 540-1759

Atmel Smart Card ICs
Scottish Enterprise Technology Park
Maxwell Building
East Kilbride G75 0QR, Scotland
TEL (44) 1355-803-000
FAX (44) 1355-242-743

RF/Automotive

Atmel Heilbronn
Theresienstrasse 2
Postfach 3535
74025 Heilbronn, Germany
TEL (49) 71-31-67-0
FAX (49) 71-31-67-2340

Atmel Colorado Springs
1150 East Cheyenne Mtn. Blvd.
Colorado Springs, CO 80906
TEL 1(719) 576-3300
FAX 1(719) 540-1759

Biometrics/Imaging/Hi-Rel MPU/ High Speed Converters/RF Datacom

Atmel Grenoble
Avenue de Rochepleine
BP 123
38521 Saint-Egreve Cedex, France
TEL (33) 4-76-58-30-00
FAX (33) 4-76-58-34-80

Atmel Programmable SLI Hotline
(408) 436-4119

Atmel Programmable SLI e-mail
fpga@atmel.com – fpslic@atmel.com

FAQ
Available on web site

e-mail
literature@atmel.com

Web Site
<http://www.atmel.com>

© Atmel Corporation 2001.

Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.

Atmel® is the registered trademark of Atmel. FPSLIC™, HDLPlanner™ and System Designer™ are the trademarks of Atmel.

Other terms and product names may be the trademarks of others.



Printed on recycled paper.