IP Core Generator: FIFO

Features

- Accessible from the Macro Generator Dialog and HDLPlanner[™] Included in IDS for FPGA Devices and System Designer[™] for AT94K FPSLIC[™] Devices
- Variable Width of Parallel Input and Output Data
- Variable Depth of FIFO
- Variable Clock Inversion Capability

Description

This generator creates a First-In First-Out (FIFO) buffer that makes use of the RAM cells in the AT40K Series architecture to produce a compact implementation with no read or write latency. In order to make efficient use of the RAM cells, some restrictions are placed on the data width and FIFO depth parameters: the data width must be a multiple of 4, and the FIFO depth is rounded up to the nearest power of 2.

The Read Enable (REN) and Write Enable (WEN) pins control the FIFO operation. When the WEN pin is asserted (i.e. pulled low), the buffer is in the write mode. Data presented at the D bus will be written into the FIFO until the FULL pin goes low, indicating that the FIFO cannot accept any more data. When the REN pin is asserted, the FIFO is in the read mode. Data can be read from the Q bus until the EMPTY pin goes low, indicating that no more data is present in the buffer. When REN and WEN are both high, operation of the FIFO is effectively suspended.

Parameters

Parameter	Value	Explanation
Data Width	Integer ≥ 4	Width of parallel input and output data (must be a multiple of 4)
Depth	Integer > 2	FIFO depth (rounded up to the nearest power of 2)
Invert Clock	Boolean	Invert the polarity of the clock input



Programmable SLI AT40K AT40KAL AT94K

Application Note

Rev. 2433B-1/02





Pins

Туре	Name	Option	Explanation
In	D [Width - 1:0]	No	Data input bus
Out	Q [Width - 1:0]	No	Data output bus
In	CLK/CLKN	No	Clock (noninverted/inverted)
In	REN	No	Read enable pin (active low)
In	WEN	No	Write enable pin (active low)
In	RESET	Yes	Reset (active low)
Out	FULL	No	FIFO full flag (active low)
Out	EMPTY	No	FIFO empty flag (active low)
Out	SH	Yes	Indicator of bang band register output
Out	MQ	Yes	Bang band register output
Out	SQ	Yes	Shift register output

Statistics

Device	Name	Speed (MHz)	Delay (ns)	Cells	Size (x * y)
AT40K	fif16	38.3	26.3	19	7 x 6
AT40K	fif8	38.0	26.1	16	7 x 5
AT40KAL/ AT94KAL	fif16	46.0	21.7	19	7 x 6
AT40KAL/ AT94KAL	fif8	45.8	21.8	16	7 x 5

Figure 1 shows an example of the fif16 macro options.

Figure 1. FIFO Generator

T40KAL Macro Generators	
Data Width (multiple of 4)	FIFO
FIFO Depth	RAM-Single Port
Invert clock	ROM
Optimization	
O Area O Speed	
Register IO Initialization Polarity = Low	
Memory Register	Options
Macro Name fif16	Hard Macro
Pin Map File Name	Generate Schematic
User Library user 40kal.lib	▼ Browse Batch
Add to Batch Generate Cancel Help	View Batch 0





Atmel Headquarters

Corporate Headquarters 2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 441-0311 FAX 1(408) 487-2600

Europe

Atmel SarL Route des Arsenaux 41 Casa Postale 80 CH-1705 Fribourg Switzerland TEL (41) 26-426-5555 FAX (41) 26-426-5500

Asia

Atmel Asia, Ltd. Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimhatsui East Kowloon Hong Kong TEL (852) 2721-9778 FAX (852) 2722-1369

Japan

Atmel Japan K.K. 9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan TEL (81) 3-3523-3551 FAX (81) 3-3523-7581

Atmel Operations

Memory Atmel Corporate 2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 436-4270 FAX 1(408) 436-4314

Microcontrollers Atmel Corporate 2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 436-4270 FAX 1(408) 436-4314

Atmel Nantes La Chantrerie BP 70602 44306 Nantes Cedex 3, France TEL (33) 2-40-18-18-18 FAX (33) 2-40-18-19-60

ASIC/ASSP/Smart Cards Atmel Rousset Zone Industrielle 13106 Rousset Cedex, France TEL (33) 4-42-53-60-00 FAX (33) 4-42-53-60-01

Atmel Colorado Springs 1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TEL 1(719) 576-3300 FAX 1(719) 540-1759

Atmel Smart Card ICs Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland TEL (44) 1355-803-000 FAX (44) 1355-242-743

Atmel Programmable SLI Hotline (408) 436-4119

Atmel Programmable SLI e-mail fpga@atmel.com – fpslic@atmel.com

FAQ Available on web site

© Atmel Corporation 2001.

Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.

Atmel[®] is the registered trademark of Atmel. FPSLIC[™], HDLPlanner[™] and System Designer[™] are the trademarks of Atmel.

RF/Automotive Atmel Heilbronn Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany

TEL (49) 71-31-67-0

FAX 1(719) 540-1759

FAX (49) 71-31-67-2340 Atmel Colorado Springs 1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TEL 1(719) 576-3300

Biometrics/Imaging/Hi-Rel MPU/ High Speed Converters/RF Datacom Atmel Grenoble Avenue de Rochepleine BP 123 38521 Saint-Egreve Cedex, France TEL (33) 4-76-58-30-00 FAX (33) 4-76-58-34-80

e-mail literature@atmel.com

Web Site http://www.atmel.com

Other terms and product names may be the trademarks of others.

