
IP Core Generator: I/O Buffer

Features

- Bi-directional I/O Buffer
- Input I/O Buffer
- Output I/O Buffer
- Accessible from the Macro Generator Dialog and HDLPlanner™ – Included in IDS for FPGA Devices and System Designer™ for AT94K FPSLIC™ Devices
- Select TTL or CMOS Threshold on Inputs
- Optional Extra Delay on Inputs
- Optional Schmitt Trigger on Inputs
- Variable Slew Rate on Outputs
- Select Enable, Open Source or Open Drain on Outputs
- Optional Pull-up or Pull-down Resistors
- Variable Width
- Used Only with Schematic Designs

Bi-directional I/O Buffer

The bi-directional I/O buffer generator can be used to generate a soft macro (schematic only) which uses the specified options. This macro is not stored in the library, but becomes a part of the design. It generates a schematic symbol that can be used for blocks of I/O to simplify schematics. The generator provides a simple means for connecting I/Os to buses within the design. It also facilitates I/O selection as all of the parameters can be specified and the program will choose the appropriate cell from the library.



Programmable

SLI

AT40K

AT40KAL

AT94K

**Application
Note**

Rev. 2426B-1/02



Parameters

Parameter	Value	Explanation
Input Threshold	TTL	The input threshold is TTL compatible
	CMOS	The input threshold is CMOS compatible
Input Extra Delay (ns)	0	The input has no additional delay associated with it
	1	The input has an extra delay of approximately 1 ns
	3	The input has an extra delay of approximately 3 ns
	5	The input has an extra delay of approximately 5 ns
Input Schmitt Triggering	Boolean	The input Schmitt trigger circuit is enabled
Output Slewrate	Fast	The output buffer has fast drive (maximum slew rate)
	Medium	The output buffer has medium drive (medium slew rate)
	Slow	The output buffer has standard drive (reduced slew rate)
Output Type	Enable	The output has an enable pin
	Open Source	The output is an open source
	Open Drain	The output is an open drain
Pull Resistor	None	Pad pins have no pull-up or pull-down resistor
	Pull Up	Pad pins have pull-up resistor
	Pull Down	Pad pins have pull-down resistor
Width	Integer > 0	Width of input and output data

Pins


Type	Name	Option	Explanation
In	A[Width - 1:0]	No	Data input from the core to the I/O
In	OE[Width - 1:0]	Yes	Output enable input from the core to the I/O
In/Out	PAD[Width - 1:0]	No	Pad pin of I/O (bi-directional)
Out	Q[Width - 1:0]	No	Output from the I/O to the core

The following user configurable memory bits, which are set depending on the previous page selection of parameters, provide control of the I/O logic.

- TTL/CMOS Inputs: A user configurable bit determining the threshold level (TTL or CMOS) of the input buffer.
- Schmitt Triggering: A user configurable bit determining whether a Schmitt trigger circuit on the input pad should be enabled or disabled. The Schmitt trigger is a regenerative comparator circuit, which improves the rise and fall times (leading and trailing edges) of the incoming signal.
- Extra Delay: The input buffer can have four different intrinsic delays. This lets the user specify an extra delay on the input signal in order to meet any data-held requirements. A value of “0” means no extra delay above the intrinsic delay of the input buffer. Delays of approximately 1, 3 and 5 ns can also be set.
- Open Source/Open Drain/Tri-state Outputs: User configurable bits that set the output drive to either tri-state, open source (1 or Z) or open drain (0 or Z).
- Slew Rate Control: User configurable bits that control the output drive. When set to “FAST”, the output buffer has full drive capability 20-mA buffer. The “MEDIUM” setting produces a medium-drive 14-mA buffer, while “SLOW” gives a standard-drive 6-mA buffer.
- Pull-up/Pull-down: User configurable bits controlling the pull-up and pull-down transistors in the I/O pin. These supply either a weak “1” or a weak “0” level to the pad pin. When all other drivers are off, this control will dictate the signal level of the pad pin.

Figure 1 shows an example of the bid16 macro options.

Figure 1. Bi-directional I/O Buffer Generator



Input I/O Buffer

The input I/O buffer generator can be used to generate a soft macro (schematic only) which uses the specified options. This macro is not stored in the library, but becomes a part of the design. The generator provides a simple means for connecting I/Os to buses within the design. It also facilitates I/O selection as all of the parameters can be specified and the program will choose the appropriate cell from the library.

Parameters

Parameter	Value	Explanation
Threshold	TTL	Input threshold is TTL compatible
	CMOS	Input threshold is CMOS compatible
Width	Integer > 0	Width of input and output data
Extra Delay	0	The input has no additional delay associated with it
	1	The input has an extra delay of approximately 1 ns
	3	The input has an extra delay of approximately 3 ns
	5	The input has an extra delay of approximately 5 ns
Pull Resistor	None	Pad pins have no pull-up or pull-down resistor
	Pull-up	Pad pins have pull-up resistor
	Pull-down	Pad pins have pull-down resistor
Schmitt Triggering	Boolean	The input Schmitt trigger circuit is enabled

Pins


Type	Name	Option	Explanation
In	PAD[Width - 1:0]	No	Data input to the chip (pad pin)
Out	Q[Width - 1:0]	No	Output from the I/O to the core

The following user configurable memory bits, which are set depending on the above selection of parameters, provide control of the I/O logic.

- **TTL/CMOS Inputs:** A user configurable bit determining the threshold level (TTL or CMOS) of the input buffer.
- **Schmitt Triggering:** A user configurable bit determining whether a Schmitt trigger circuit on the input pad should be enabled or disabled. The Schmitt trigger is a regenerative comparator circuit, which improves the rise and fall times (leading and trailing edges) of the incoming signal.
- **Extra Delay:** The input buffer can have four different intrinsic delays. This lets the user specify an extra delay on the input signal in order to meet any data hold requirements. A value of "0" means no extra delay above the intrinsic delay of the input buffer. Delays of approximately 1, 3 and 5 ns can also be set.
- **Pull-up/Pull-down:** User configurable bits controlling the pull-up and pull-down transistors in the I/O pin. These supply either a weak "1" or a weak "0" level to the pad pin. When all other drivers are off, this control will dictate the signal level of the pad pin.

Figure 2 shows an example of the iib16 macro options.

Figure 2. Input I/O Buffer Generator



Output I/O Buffer

The output I/O buffer generator can be used to generate a soft macro (schematic only) which uses the specified options. This macro is not stored in the library, but becomes a part of the design. The generator provides a simple means for connecting I/Os to buses within the design. It also facilitates I/O selection as all of the parameters can be specified and the program will choose the appropriate cell from the library.

Parameters

Parameter	Value	Explanation
Type	Normal	The output has no enable pin
	Enable	The output has an enable pin
	Open Source	The output is an open source
	Open Drain	The output is an open drain
Width	Integer > 0	Width of output data
Slewrate	Fast	The output buffer should be fast drive (maximum slew rate)
	Medium	The output buffer should be medium drive (medium slew rate)
	Slow	The output buffer should be standard drive (reduced slew rate)
Pull Resistor	None	Pad pins have no pull-up or pull-down resistor
	Pull-up	Pad pins have pull-up resistor
	Pull-down	Pad pins have pull-down resistor

Pins


Type	Name	Option	Explanation
In	A[Width - 1:0]	No	Data input from the chip
In	OE[Width - 1:0]	Yes	Tri-state enable pins
Out	PAD[Width - 1:0]	No	Output from the I/O (pad pin)

The following user configurable memory bits, which are set depending on the above selection of parameters, provide control of the I/O logic.

- Open Source/Open drain/Tri-state Outputs: User configurable bits that set the output drive to either tri-state, open source (1 or Z) or open drain (0 or Z).
- Slew Rate Control: User configurable bits that control the output drive. When set to “FAST”, the output buffer has full drive capability 20-mA buffer. The “MEDIUM” setting produces a medium-drive 14-mA buffer, while “SLOW” gives a standard-drive 6-mA buffer.
- Pull-up/Pull-down: User configurable bits controlling the pull-up and pull-down transistors in the I/O pin. These supply either a weak “1” or a weak “0” level to the pad pin. When all other drivers are off, this control will dictate the signal level of the pad pin.

Figure 3 shows an example of the oib16 macro options.

Figure 3. Output I/O Buffer Generator





Atmel Headquarters

Corporate Headquarters

2325 Orchard Parkway
San Jose, CA 95131
TEL 1(408) 441-0311
FAX 1(408) 487-2600

Europe

Atmel SarL
Route des Arsenaux 41
Casa Postale 80
CH-1705 Fribourg
Switzerland
TEL (41) 26-426-5555
FAX (41) 26-426-5500

Asia

Atmel Asia, Ltd.
Room 1219
Chinachem Golden Plaza
77 Mody Road Tsimhatsui
East Kowloon
Hong Kong
TEL (852) 2721-9778
FAX (852) 2722-1369

Japan

Atmel Japan K.K.
9F, Tonetsu Shinkawa Bldg.
1-24-8 Shinkawa
Chuo-ku, Tokyo 104-0033
Japan
TEL (81) 3-3523-3551
FAX (81) 3-3523-7581

Atmel Operations

Memory

Atmel Corporate
2325 Orchard Parkway
San Jose, CA 95131
TEL 1(408) 436-4270
FAX 1(408) 436-4314

Microcontrollers

Atmel Corporate
2325 Orchard Parkway
San Jose, CA 95131
TEL 1(408) 436-4270
FAX 1(408) 436-4314

Atmel Nantes
La Chantrerie
BP 70602
44306 Nantes Cedex 3, France
TEL (33) 2-40-18-18-18
FAX (33) 2-40-18-19-60

ASIC/ASSP/Smart Cards

Atmel Rousset
Zone Industrielle
13106 Rousset Cedex, France
TEL (33) 4-42-53-60-00
FAX (33) 4-42-53-60-01

Atmel Colorado Springs
1150 East Cheyenne Mtn. Blvd.
Colorado Springs, CO 80906
TEL 1(719) 576-3300
FAX 1(719) 540-1759

Atmel Smart Card ICs
Scottish Enterprise Technology Park
Maxwell Building
East Kilbride G75 0QR, Scotland
TEL (44) 1355-803-000
FAX (44) 1355-242-743

RF/Automotive

Atmel Heilbronn
Theresienstrasse 2
Postfach 3535
74025 Heilbronn, Germany
TEL (49) 71-31-67-0
FAX (49) 71-31-67-2340

Atmel Colorado Springs
1150 East Cheyenne Mtn. Blvd.
Colorado Springs, CO 80906
TEL 1(719) 576-3300
FAX 1(719) 540-1759

Biometrics/Imaging/Hi-Rel MPU/ High Speed Converters/RF Datacom

Atmel Grenoble
Avenue de Rochepleine
BP 123
38521 Saint-Egreve Cedex, France
TEL (33) 4-76-58-30-00
FAX (33) 4-76-58-34-80

Atmel Programmable SLI Hotline
(408) 436-4119

Atmel Programmable SLI e-mail
fpga@atmel.com – fpslic@atmel.com

FAQ
Available on web site

e-mail
literature@atmel.com

Web Site
<http://www.atmel.com>

© Atmel Corporation 2001.

Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.

Atmel® is the registered trademark of Atmel. FPSLIC™, HDLPlanner™ and System Designer™ are the trademarks of Atmel.

Other terms and product names may be the trademarks of others.



Printed on recycled paper.