

FPSLIC Training Series (FPGA based designs)

Software Requirements

- **System Designer**
 - Exemplar – Leonardo Spectrum
 - Modelsim Simulator
- **CPS**

Hardware Requirements

- **ATSTK94 Starter Kit**



LAB 1 - Synthesis with No Macro Generators andgate.vhd

LAB 2 - Synthesis with Automatic Macro Generators adder.vhd

LAB 3 - Synthesis with Macros for Simulation Counter.vhd

LAB 4 - Synthesis with Black Box Macro Generators ramdesign.vhd

LAB 1 : LeonardoSpectrum flow with No Macro Generators

Creating a New Project in System Designer

1. Go to Start > Programs > Atmel > System Designer3.0 to open System Designer .
2. From the “Project” menu select “New...”
3. Select “New Project Wizard”. This will open the New Project Wizard, which allows you to choose your project directory, select which part you want to design with and configure the design tool flow.
4. Press “Next >”
5. Set-up the Design Directory – C : \TRAINING\AVR\LAB1
6. Setup the Design File Name – LAB1
7. Press “Next >”
8. In the “New Project Wizard Parts Dialog” select the AT94K40-25DQC, this is the 208-pin TQFP device on the ATSTK94.
9. Press “Next >”
10. In the “New Project Wizard Tool Flow Dialog select “Mentor – VHDL”
11. Press “Next >”
12. It is possible to add multiple parts to work on using the New Project Wizard Add More Parts Dialog, but for this lab session we will focus on a single AT94K device.
13. Press “Next >”
14. Press “Finish” on the New Project Wizard Congratulations Dialog.
15. Upon clicking the “Finish” button, the “Device View” will be present, click on the part to enter the “Design Flow View”.




Figure 1: System Designer Design Flow

The Design Flow view shows the steps required to do a design for FPSLIC, using System Designer and coverification. The arrows on the diagram show dependencies between the steps. So for example if you want to run Pre-layout Coverification, you have to do HDL Entry, Code Entry and define the interface between the AVR and FPGA first.

In this lab we only concentrate on FPGA part of FPSLIC (FPGA Standalone) not on AVR/Coverification part of it. To do FPGA design entry we can either follow the pink path or use the HDL Planner with in FPGA Place and Route tool (**Figaro IDS**), we will choose the later part.

FPGA Place and Route (Figaro IDS) and HDL Planner

1. Press **Figaro IDS**, the FPGA Place and Route Tool Settings dialog box opens, see **Figure 01**.




Figure 01. FPGA Place and Route Tool Settings

2. Select **Run FPGA place & route tool in stand alone mode**, another FPGA Place and Route Tool Settings dialog box appears, see **Figure 02**.




Figure 02. FPGA Place and Route Tool Settings

3. Take the default user library
4. Press **OK**. Figaro window pops up, follow the steps below to set up the design
5. Go to the **File** and choose **Design Setup**, see Figure 03.




Figure 03. Design Directory Setup

6. Press **New Design...**

7. Complete the fields as shown in **Figure 04**.




Figure 04 New Design

8. Press **OK**

HDL Planner

1. Double-click on the **HDL Planner** icon or go to **Tools** → **HDLPlanner** in the figaro window to open the HDL planner.
2. Edit the template as shown in **Figure 05**.




Figure 05 HDLPlanner

3. Go to the **File** menu and select **Save As**. Name your project `andgate.vhd` in the directory created above.
4. Close HDL Planner
5. Close Figaro.

Functional Simulation using Modelsim simulator for Lab1

1. Press the **Simulation** button. ModelSim opens
2. Go to the **Design** menu and choose **Create a New Library**, a dialog box appears, see **Figure 06**.




Figure 06. New Library

3. Take the default and press OK
4. Go to the **Design** menu and choose **Compile**, a browser window appears, select **andgate.vhd** and **by atmel.vhd**
5. Press **Compile**
6. Press **Done**

Note: *atmel.vhd* file contains the package information that was created by Figaro when *andgate.vhd* is saved in HDL planner

7. Follow next two steps to load the design
8. Go to the **Design** menu and choose **Load Design**, the Load Design window appears, see **Figure 07**.




Figure 07. Load Design

9. Select **entityname**
10. Press **Add**
11. Press **Load**. Ignore the following comments:
 - #Cannot change directory while a simulation is in progress.
 - #Use the "quit -sim" command to unload the design first.
12. Type **add wave -r /*** to open the wave window, see **Figure 08**.




Figure 08. Wave

13. Apply the following stimulus in the Modelsim window, see **Figure 09**.

```
force a 1 50, 0 100 -r 100  
force b 1 100, 0 200 -r 200  
run 600
```

The force command forces “a” to value 1 at 50 ns after the current time; then to “0” 100 ns from now; and repeat this cycle for every 100 ns

The run command will simulate until 600 ns




Figure 09 Stimulus

14. Watch wave window for the expected results, see **Figure 10**.





Figure 10 Wave

15. Go to the **Run** menu and select **Run –All**.

16. Press the **Break**  button after few seconds to stop running. Watch wave window for the expected results, see **Figure 11**.




Figure 11 Wave

- Go to the **Run** menu and select **Restart**, this clears the waveform window as shown in **Figure 12**.




Figure 12 Wave

The values can also be forced by:

1. Go to the **View** menu and choose **Signals**, the signals window appears, see **Figure 13**.





Figure 13 Signals

2. Select **a**.
3. Go to the **Edit** menu and choose **Force**.
4. Force the value **1** for **a**
5. Press **OK**
6. Force the value **0** for **b** the same way.
7. Press **OK**
8. In the wave window single step by pressing  (Run) button a few times and watch the expected results.
9. Continue forcing different values during the simulation to see all the possibilities.
10. Close Modelsim window

Exemplar Leonardo Spectrum Synthesis

1. Press the **Synthesis Tool** button, a dialog appears, see **Figure 14**.




Figure 14 VHDL Files

2. Press **yes**. A browser window appears, see **Figure 15**.




Figure 15 Browser

3. Select **andgate.vhd** and **atmel.vhd**. Leonardo automatically lists the two selected input files, AT94K as technology and Output file as `c:\training\lab1\andgate.edf`
4. Press the **Run Flow** button.
5. Close Leonardo.

Place and Route IDS (Figaro)

1. Press the Figaro IDS button, a dialog appears, see **Figure 16**.




Figure 16 FPGA Place and Route Tool Settings

2. Select **Open EDF Netlist** and press **Browse** to select `c:\training\lab1\andgate.edf`.
3. Press OK, the Figaro Batch Options window appears, see **Figure 17**.




Figure 17 Figaro Batch Options

4. Select Assign Pin Locks, this will open the assign pin locks dialog box, see **Figure 18**.




Figure 18 Assign Pin Locks

5. Select 'a' under **Design I/O** and 'A.202' under **Usable Pins**
6. Press **Lock**.
7. Follow same procedure for all the I/Os as shown above.
8. Press **OK**
9. Press the **Compile** button. This will partition, place and route the design and export the bitstream.
10. If the routing is successful compile button in Figaro turns **green** or **red** if unsuccessful.
11. Exit Figaro, save the design.

Postlayout Simulation using Modelsim simulator for Lab1

1. Double-click on **Post-layout Coverification** under the Project list to add the back annotated files, see **Figure 19**.




Figure 19. Project Window

2. The Test Bench Manager window appears, see **Figure 20**.




Figure 20 Test Bench Manager

3. Select **Edit File**

Note:

Since we are using only FPGA portion of FPSLIC, it is necessary to delete avr_ram_int component.

4. Highlight the stimulus syntax as shown in **Figure 21**.




Figure 21 Stimulus

5. Copy the following stimulus:

```
stimulus_process: process
begin


sig_a <= '0';
sig_b <= '0';
wait for 100 ns;

sig_a <= '1';
wait for 100 ns;

sig_b <= '1';
wait for 200 ns;

end process stimulus_process;
```

The edited file is shown in **Figure 22**.



The screenshot shows a WordPad window titled "andgate_posttb.vhd - WordPad". The window contains VHDL code. The code defines signals for SDA_OUT, PORTD, PORTE, one, and zero. It then defines an entity named "inst_andgate" with ports a, b, and q. The main part of the code is a process named "stimulus_process" which sets sig_a to '0', waits for 100 ns, sets sig_a to '1', waits for 100 ns, sets sig_b to '1', and waits for 200 ns. The process ends with "end process stimulus_process;" and the entire code block ends with "end arch_test_bench;".

```
signal sig_SDA_OUT: STD_LOGIC;
signal sig_PORTD: STD_LOGIC_VECTOR (7 downto 0);
signal sig_PORTE: STD_LOGIC_VECTOR (7 downto 0);
signal one : STD_LOGIC := '1';
signal zero : STD_LOGIC := '0';

BEGIN

inst_andgate:entityname
port map (
a => sig_a,
b => sig_b,
q => sig_q
);

stimulus process: process
begin
sig_a <= '0';
sig_b <= '0';
wait for 100 ns;

sig_a <= '1';
wait for 100 ns;

sig_b <= '1';
wait for 200 ns;

end process stimulus process;

end arch_test_bench;
```

Figure 22 Edited Stimulus

6. Go to the **File** menu and choose **Save**.
7. Press **OK** to close the Test Bench Manager, the *select top level entity of the VHDL test bench* dialog box appears, see **Figure 23**.




Figure 23 Top Level Entity

8. Select **post_test_bench** and press **OK**, the SDF timing value dialog appears, see **Figure 24**.




Figure 24 SDF Timing Value

9. Select **typical** and press **OK**, ModelSim opens, see **Figure 25**.




Figure 25 ModelSim

10. Minimize the DOS window
11. Type **add wave -r /***
12. Type **run -all**
13. Press the **break** button after few seconds to see the results, see **Figure 26**.




Figure 26 Wave Results

14. Go to the **File** menu and select **Quit** .

Programming the Device

Hardware Setup

1. Connect the 25-pin parallel cable to the 25-pin Male connector of the ATDH2225 download cable, the 10-pin female header plugs into 10-pin male header (**J1**) on ATDH94STKB board.
2. Connect the power supply from an AC outlet to the 9V DC connector (**P3**) on ATDH94STKB
3. Make sure to set the **jumper**s that are located in between **LEDs** and **Switches** to FPGA side.
4. Adjust **SW10** to **PROG**.
5. Adjust **SW14** to **ON** position.

Software Setup

1. Launch CPS
2. Make sure to set the fields as shown below




Figure 27 CPS

3. Click **Start Procedure**, if everything goes OK you should see “Number of Fatal Errors
4. **Check if AT94K40 configuration is successful:**
 - Press Reset switch (**SW12**) on the right hand board edge.
 - Make sure to adjust **SW10** to **RUN** position.
 - Press **SW1** and **SW2** to check if andgate is working as expected.

LAB 2 – LeonardoSpectrum with Automatic Macro Generators

In this lab, the test bench file `adder_tb` is used for functional simulation.
Copy the file from `SystemDesigner/examples/fpga` to `c:\training\lab1`

Creating a Project

- Follow **Section 1** in Lab 1 to Set up the `c:\training\lab2\lab2.apj` Project in System Designer.

FPGA Place and Route (Figaro IDS) and HDL Planner

- Press **Figaro IDS**, the FPGA Place and Route Tool Settings dialog box opens, see **Figure 28**.




Figure 28. FPGA Place and Route Tool Settings

- Select **Run FPGA place & route tool in stand alone mode**, another FPGA Place and Route Tool Settings dialog box appears.
- Take the default user library
- Press **OK**. Figaro opens.
- Go to the **File** menu and choose **Design Setup**.
- Press **New Design...**

7. Complete the fields as shown below:
 - Design Directory: **C:\training\lab2**
 - Design Name: **adder**
 - Files of Type **EDIF Netlist (*.edf)**
 - Configuration **AT94K**
 - Tools Flow **Exemplar-MTI**
8. Press OK
9. Press OK

HDL Planner

- Edit the template to match the adder (Adder.vhd) design file below:

Adder.vhd

```

LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_signed.all;
--
-- Do not delete following library and use clauses.
--
library work;
use work.components.all;

ENTITY entityName IS
    PORT (
        A, B      : IN std_logic_vector(3 downto 0);
        Q         : OUT std_logic_vector(3 downto 0)
    );
END entityName;

ARCHITECTURE behaviour of entityName IS
--
--Add SIGNAL definitions here
--
BEGIN
Q <= A +B;
END behaviour;

```

10. Go to the **File** menu and choose **Save As** adder.vhd in the directory created above.
11. Close Figaro.

Functional Simulation using test bench file (adder_tb.vhd)

1. Copy adder_tb to c:\training\lab2
2. Click on the **Simulator** button. ModelSim opens.
3. Go to the **Design** menu and choose **Create a New Library**, take the default
4. Go to the **Design** menu and choose **Compile**, select compile atmel.vhd, adder.vhd and adder_tb.vhd
5. Press **Done**
6. Go to the **Design** menu and choose **Load New Design**, select entityname_tb
7. Press **Add**
8. Press **Load**
9. Type **add wave -r /***
10. Type **run -all**
11. Click on break button after a few seconds.

- In the wave window, go to the **Zoom** menu and choose **Zoom Full**. The results are as shown in **Figure 29**.




Figure 29 Wave Results

- In ModelSim, go to the **File** menu and choose **Quit**.

Exemplar Leonardo Spectrum Synthesis

- Press the **Synthesis Tool** button. A dialog to add the VHDL files appears, see **Figure 30**.




Figure 30 Add VHDL Files

- Press **yes**. A browser window appears.
- Select **adder.vhd** and **atmel.vhd**
- Press OK, Leonardo automatically lists the 2 input files and AT94K as the technology
- Press **Run Flow**
- If successful exit Leonardo.

Place and Route using IDS (Figaro)

1. Press the **Figaro IDS** button.
2. Select **Open EDF Netlist** and press **Browse**.
3. Select **adder.edf** and press **OK**. A dialog to run IDS without the AVR-FPGA constraints appears, see **Figure 31**.




Figure 31 AVR-FPGA Constraints

4. Select **yes**, Figaro should run through Open, Map and Parts automatically.
5. Select **Assign Pin Locks**. This will open the pin constraint dialog box.
6. Lock the pins as shown below

Design I/Os	Usable Pins	Lock
A0 (SW1)	202	Lock
A1 (SW2)	198	Lock
A2 (SW3)	192	Lock
A3 (SW4)	188	Lock
B0 (SW5)	180	Lock
B1 (SW6)	176	Lock
B2 (SW7)	172	Lock
B3 (SW8)	168	Lock
Q0 (L1)	200	Lock
Q1 (L2)	196	Lock
Q2 (L3)	190	Lock
Q3 (L4)	186	Lock

7. Press the **Compile** button to partition, place and route the design and export the bitstream.
8. Go to the **Window** menu and choose **New Compile Window** or double-click on the part in the **Parts Assembler**.
9. Save and close Figaro

Postlayout Simulation

1. Double-click on **Post-layout Coverification** under Project list to add the back annotated files.
2. The Test Bench Manger pops up with the path **c:\training\lab2\figbaladder_posttb.vhd**, press **Edit File**
3. Remove **avr_ram_int** component and **avr_instance:** from **adder_posttb.vhd** (refer lab1)
4. Add the following stimulus to the test bench

```
sig_a <= "1111";
sig_b <= "0000";
wait for 50 ns;

sig_b <= "1111";
wait for 50 ns;
```
5. Go to the **File** menu and choose **Save**
6. Close the editor and press **OK**

7. In the next dialog box, select **Post_test_bench** and press **OK**
8. In the next dialog box, select **typical** and press **OK**
9. In the Modelsim window, type **add wave -r /*** and type **run -all**
10. In the Wave window, press the **Break** button to stop simulation.
11. Go to the **Zoom** menu and choose **Zoom Full** to view the results
12. Ctrl select the signals **a_3, a_2, a_1, a_0** in the order specified.
13. Right mouse click and press **Combine**

To change the binary values to hexadecimal or to any other form

1. Select the signal that you wish to change the radix
2. Right click and select **Radix** to change the results from binary to hexadecimal or any other form. The final results are as shown in **Figure 32**.




Figure 32 Wave Results

3. Go to the **File** menu and choose **Quit**

Programming the Device using adder.bst

Refer to lab 1.

LAB 3 : Synthesis with Macros

Creating a Project

1. Create a new named **C:\training\lab3\lab3.apj**

FPGA Place and Route

1. Press the IDS Figaro button.
2. Select **Run FPGA place & route tool in stand alone mode**, another FPGA Place and Route Tool Settings dialog box appears.
3. Take the default user library
4. Press **OK**. Figaro opens.
5. Press **File → Design Setup**.
6. Press **New Design...** complete the fields as shown below:
 - Design Directory: **C:\training\lab3**
 - Design Name: **counter**
 - Files of Type **EDIF Netlist (*.edf)**
 - Configuration **AT94K**
 - Tools Flow **Exemplar-MTI**
7. Press **OK**
8. Press **OK**

HDL Planner

Start HDLPlanner.

1. From the **Category** pull-down list, select Counter
2. From the **Component** pull-down list, select **CounterUp – Counter, counting Upward**
3. Press the **Define**, take the default.
4. Scroll down to the bottom of the file and select as shown in **Figure 33**.




Figure 33 Signal Definitions

5. Then press the **Instance** button to instantiate the code.

Note - **Define** will always place the component definition in the correct place.

Instance will instantiate the code wherever the cursor is.

6. Edit the template to match the counter.vhd design as shown in next two pages (need to only edit the second page). Sections shown in *italics* are supplied by HDL Planner, sections in **bold** should be hand edited.

Counter.vhd

```
-- HDLPlanner Start counterUp_prl
-- Do not **Delete** previous line

library ieee ;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;

ENTITY counterUp_prl IS
    generic (WIDTH : integer := 4);
    port(
```

```

        RN      : IN std_logic;
        CLK     : IN std_logic;
        Q       : OUT std_logic_vector (WIDTH-1 downto 0);
        RCO     : OUT std_logic
    );
END counterUp_prl ;

ARCHITECTURE behv OF counterUp_prl IS

    constant clockEdge : std_logic := '1';
    constant setOrResetLevel : std_logic := '0';
    constant setOrReset: integer := 0;

    SIGNAL Qtmp : std_logic_vector(WIDTH-1 downto 0);

begin
    process(CLK,RN)
    begin
        if(RN = setOrResetLevel) then
            Qtmp <= CONV_STD_LOGIC_VECTOR(setOrReset,WIDTH);
        elsif (CLK = clockEdge and CLK'event) then
            Qtmp <= Qtmp + '1';
        end if;

        if (Qtmp = CONV_STD_LOGIC_VECTOR(-1,WIDTH)) then
            RCO <= '1';
        else
            RCO <= '0';
        end if;

    end process;

    Q <= Qtmp;

end behv;
-- Do not **Delete** next line
-- HDLPlanner End counterUp_prl

LIBRARY ieee ;
USE ieee.std_logic_1164.all;
--
-- Do not delete following library and use clauses.
--
library work;
use work.components.all;

ENTITY entityName IS
    PORT (
        RESET : IN std_logic;
        CLOCK : IN std_logic;
        COUNT : OUT std_logic_vector ( 3 downto 0);
        RCOUT : OUT std_logic
    );
END entityName;

ARCHITECTURE behaviour of entityName IS
--
-- Add SIGNAL definitions here

```

```

--
BEGIN

-- HDLPlanner Instance counterUp_prl
-- Do not **DELETE** previous line

InstName : counterUp_prl
GENERIC MAP(WIDTH => 4)
PORT MAP(
    RN => RESET,
    CLK => CLOCK,
    Q => COUNT,
    RCO => RCOOUT
);

-- Do not **DELETE** next line
-- HDLPlanner End Instance counterUp_prl

END behaviour;

```

These are the parameters for the Macro Generator. You can use the same definition for any counter, and simply instantiate different sizes by modifying the values above and the net names.

7. Go to the **Tools** menu and choose **Macro Generators**. This will create any components you have instantiated.
8. Go to the **File** menu and choose **Save As** counter.vhd
9. Close Figaro

Exemplar Leonardo Spectrum Synthesis

1. Press on **Synthesis Tool** button(This will open Leonardo Spectrum)
2. Proceed as in earlier examples

Place and Route using IDS (Figaro)

1. Select **Figaro IDS...**
2. Enable **Open EDF Netlist**
3. Press **Browse**, select **counter.edf** in the next dialog box
4. Press **OK**
5. Select **yes**, when the next dialog pops up, Figaro should run through Open, Map and Parts automatically.
6. Select **Assign Pin Locks**. This will open the pin constraint dialog box.
7. Press **OK**
8. Press the **Compile** button. This will partition, place and route the design and export the bitstream.
9. Go to the **Window** menu and choose **New Compile Window** or double-click on the part in the Parts Assembler
10. Save and close Figaro

Postlayout Simulation

1. Double click on **Post-layout Coverification** under Project list to add the back annotated files.
2. Test Bench Manger pops up with the path **c:\training\lab2\figba\counter_posttb.vhd**
3. Press **Edit File**
4. Remove avr_ram_int component & avr_instance: from counter_posttb.vhd and add stimulus as shown at the end of the file. Edited portion is in bold:

```

-- Post-Layout Test Bench File
-----
-- Design : counter
-- Program : Figaro
-- Version : Atmel 7.2 (patch level 1 applied)
-- Vendor : Atmel
-- Created : May 9, 2001 at : 1:42:41 am

library IEEE;
use IEEE.STD_LOGIC_1164.all;

use IEEE.VITAL_timing.all;

library AT94K;
--library user94k;
use AT94K.VCOMPONENTS.all;

entity post_test_bench is
end post_test_bench;

architecture arch_test_bench of post_test_bench is

component entityName
  port (
    RESET : in STD_LOGIC := 'X';
    CLOCK : in STD_LOGIC := 'X';
    COUNT : out STD_LOGIC_VECTOR(3 downto 0);
    RCOUT : out STD_LOGIC
  );
end component;

  signal sig_RCOUT: STD_LOGIC;
  signal sig_COUNT: STD_LOGIC_VECTOR(3 downto 0);
  signal sig_RESET: STD_LOGIC;
  signal sig_CLOCK: STD_LOGIC;
  signal sig_UART0_RX0: STD_LOGIC;
  signal sig_UART1_RX1: STD_LOGIC;
  signal sig_TOSC1: STD_LOGIC;
  signal sig_SCL_IN: STD_LOGIC;
  signal sig_SDA_IN: STD_LOGIC;
  signal sig_EXT_INT0: STD_LOGIC;
  signal sig_EXT_INT1: STD_LOGIC;
  signal sig_EXT_INT2: STD_LOGIC;
  signal sig_EXT_INT3: STD_LOGIC;
  signal sig_UART0_TX0: STD_LOGIC;
  signal sig_UART1_TX1: STD_LOGIC;
  signal sig_TOSC2: STD_LOGIC;
  signal sig_SCL_OUT: STD_LOGIC;
  signal sig_SDA_OUT: STD_LOGIC;
  signal sig_PORTD: STD_LOGIC_VECTOR (7 downto 0);
  signal sig_PORTE: STD_LOGIC_VECTOR (7 downto 0);
  signal one : STD_LOGIC := '1';
  signal zero : STD_LOGIC := '0';

shared variable ENDSIM:boolean := false;
constant CLK_PERIOD: TIME := 200 ns;

BEGIN

inst_counter:entityName

```

```

port map (
RESET => sig_RESET,
CLOCK => sig_CLOCK,
COUNT => sig_COUNT,
RCOUT => sig_RCOUT
);

CLK_GEN : process
begin
  if ENDSIM = false then
    sig_clock <= '1';
    wait for CLK_PERIOD/2;
    sig_clock <= '0';
    wait for CLK_PERIOD/2;
  else
    wait;
  end if;
end process;

stimulus_process: process
begin

  sig_reset <= '0';
  wait for 50 ns;
  sig_reset <= '1';
  wait for 50 us;

end process stimulus_process;

end arch_test_bench;

```

5. Go to the **File** menu and choose **Save**
6. Press **OK** in the Test Bench Manager dialog box
7. In the next dialog box, select **Post_test_bench** and press **OK**
8. In the next dialog box, select **typical** and press **OK**
9. In the ModelSim window, Type **add wave -r /*** and type **run -all**
10. In the Wave window, press the **Break** button in the wave window to stop simulation.
11. Go to the **Zoom** menu and choose **Zoom Full** to view the results

Programming the Device

Download counter.bst to AT94K device as shown in previous labs.

LAB 4 : LeonardoSpectrum with Black Box Macro Generators

Creating a New Design

- Create a new Project named **C:\training\lab4\lab4.apj**

FPGA Place and Route

1. Select **Run FPGA place & route tool in stand alone mode**, another FPGA Place and Route Tool Settings dialog box appears.
2. Take the default user library
3. Press **OK**. Figaro opens.
4. Go to the **File** menu and choose **Design Setup**.
5. Press **New Design...** and complete the fields as shown below:
 - Design Directory: **C:\training\lab4**
 - Design Name: **ramdesign**
 - Files of Type **EDIF Netlist (*.edf)**
 - Configuration **AT94K**
 - Tools Flow **Exemplar-MTI**
6. Press OK

Macro Generator

1. Start Macro Generator.
2. Fill in the following fields:

• Category Tab	Memory
• Macro Tab	RAM - Dual Port
• Address Width	6
• Width	16
• External Decoding	Clustered
• RAM Type	Synchronous
• Macro Name	ramblock
- Press the **Generate** button. A statistics dialog appears if the generator ran successfully, see **Figure 34**.



Figure 34 Statistics

3. Press **OK** to close the statistics dialog box.
4. Press **Cancel** to close the 'Macro Generator dialog box'.

HDL Planner

1. Edit the template to match the Ramdesign.vhd file on the next page. You can copy the **component** definition from the file **ramblock.vht** under **c:/training/lab4/user94k/ramblock**, see **Figure 35**.




Figure 35 Component

2. **Paste** the component definition under 'ARCHITECTURE' as shown in the Ramdesign.vhd file. You can do the same for Port Map as well, this time you paste the contents under BEGIN. Italicized contents show the copied contents from ramdesign.vht file and bold content shows the edited part of it.

Ramdesign.vhd

```

LIBRARY ieee ;
USE ieee.std_logic_1164.all;
--
-- Do not delete following library and use clauses.
--
library work;
use work.components.all;

ENTITY entityName IS
    PORT (
        dataout      : out std_logic_vector(15 downto
0);
        addressin   : in std_logic_vector(5 downto 0);
        addressout  : in std_logic_vector(5 downto 0);
        clock        : in std_logic;
        datain       : in std_logic_vector(15
downto 0);
        read         : in std_logic;
        write        : in std_logic
    );
END entityName;

ARCHITECTURE behaviour of entityName IS
SIGNAL dmmmy_din   : STD_LOGIC_VECTOR(7 downto 0) := (others => 'Z' );
SIGNAL dummy       : STD_LOGIC := 'Z';
--
-- Add SIGNAL definitions here
--
component ramblock
    port (
        DOUT : out std_logic_vector(15 downto 0);
        AIN  : in std_logic_vector(5 downto 0);
        AOUT : in std_logic_vector(5 downto 0);
        CLK  : in std_logic;
        DIN  : in std_logic_vector(15 downto 0);
        OEN  : in std_logic;
        WEN  : in std_logic
    );
end component;

BEGIN
U1 : ramblock
    PORT MAP (
        DOUT => dataout,
        AIN  => addressin,
        AOUT => addressout,
        CLK  => clock,
        DIN  => datain,
        OEN  => read,
        WEN  => write
    );
END behaviour;

```

3. When complete **Save As** Ramdesign.vhd. Make sure it is in the design directory.

4. Close HDL Planner and Figaro

Exemplar Logic-LeonardoSpectrum Synthesis

- Press the **Synthesis Tool** button.
- Press **yes** to add the VHDL files.
- Select **ramdesign.vhd** and **atmel.vhd**
- Press **OK**, Leonardo automatically lists the 2 input files and AT94K as the technology
- Press **Run Flow**
- Close Leonardo, now need to save the project

Place and Route using IDS (Figaro)

1. Select **Figaro IDS...**
2. Enable **Open EDF Netlist**
3. Press **Browse**, select **ramdesign.edf** in the next dialog box
4. Press **OK**
5. Select **yes**, when the next dialog pops up, Figaro automatically runs Open, Map and Parts.
6. Press the **Compile** button. This will partition, place and route the design and export the bitstream.
7. Go to the **Window** menu and choose **New Compile Window** or double-click on the part in the Parts Assembler
8. Save and close Figaro

Postlayout Simulation

1. Double click on **Post-layout Coverification** under Project list to add the back annotated files.
2. Test Bench Manger pops up with the path **c:\training\lab2\figba\ramdesign_posttb.vhd**
3. Press **Edit File**
4. Remove **avr_ram_int** component & **avr_instance:** from **ramdesign_posttb.vhd** and add the stimulus as shown at the end of the file. Edited portion is in bold:

```
signal sig_PORTE: STD_LOGIC_VECTOR (7 downto 0);
signal one : STD_LOGIC := '1';
signal zero : STD_LOGIC := '0';
```

```
shared variable ENDSIM : boolean := false;
constant CLK_PERIOD : TIME := 200 ns;
```

```
BEGIN
```

```
inst_ramdesign:entityName
port map (
ADDRESSIN => sig_ADDRESSIN,
ADDRESSOUT => sig_ADDRESSOUT,
clock => sig_clock,
DATAIN => sig_DATAIN,
read => sig_read,
write => sig_write,
DATAOUT => sig_DATAOUT
);
CLK_GEN : process
begin
    if ENDSIM = false then
        sig_clock <= '1';
```

```

        wait for CLK_PERIOD/2;
        sig_clock <= '0';
        wait for CLK_PERIOD/2;
    else
        wait;
    end if;
end process;

stimulus_process: process
begin

sig_read <= '1';
sig_write <= '0';

sig_addressin <= "100000";
sig_datain <= "1110000000000000";

    wait for 500 ns;
sig_read <= '0';
sig_addressout <= "100000";
    wait for 500 ns;
end process stimulus_process;

end arch_test_bench;

```

5. Go to the **File** menu and choose **Save**
6. Press **OK** in the Test Bench Manager dialog box
7. In the next dialog box, select **Post_test_bench** and press **OK**
8. In the next dialog box, select **typical** and press **OK**
9. In the ModelSim window, Type **add wave -r /*** and type **run 500us**
10. In the Wave window, press the **Break** button in the wave window to stop simulation.
11. Go to the **Zoom** menu and choose **Zoom Full** to view the results