

ProASIC[®]3 Flash Family FPGAs with Optional Soft ARM[®] Support



Features and Benefits

High Capacity

- 30 k to 1 Million System Gates Up to 144 kbits of True Dual-Port SRAM
- Up to 300 User I/Os

Reprogrammable Flash Technology

- 130-nm, 7-Layer Metal (6 Copper), Flash-Based CMOS Process
- Live At Power-Up (LAPU) Level 0 Support
- Single-Chip Solution
- Retains Programmed Design When Powered Off

On-Chip User Nonvolatile Memory

• 1 kbit of FlashROM with Synchronous Interfacing

High Performance

- 350 MHz System Performance
- 3.3 V, 66 MHz 64-Bit PCI (except A3P030)

In-System Programming (ISP) and Security

- Secure ISP Using On-Chip 128-Bit Advanced Encryption Standard (AES) Decryption (except A3P030 and ARM-enabled ProASIC3 devices) via JTAG (IEEE1532-compliant) FlashLock[®] to Secure FPGA Contents

Low Power

- 1.5 V Core Voltage for Low Power
- Support for 1.5-V-Only Systems
- Low-Impedance Flash Switches

High-Performance Routing Hierarchy

- Segmented, Hierarchical Routing and Clock Structure
- Ultra-Fast Local and Long-Line Network
- Enhanced High-Speed, Very-Long-Line Network
- High-Performance, Low-Skew Global Network

ProASIC3 Product Family Table 1 •

Architecture Supports Ultra-High Utilization Advanced I/O

- 700 Mbps DDR, LVDS-Capable I/Os (A3P250 and above)
- 1.5 V, 1.8 V, 2.5 V, and 3.3 V Mixed-Voltage Operation
- Bank-Selectable I/O Voltages Up to 4 Banks per Chip Single-Ended I/O Standards: LVTTL, LVCMOS 3.3 V/ 2.5 V/1.8 V/1.5 V, 3.3 V PCI/3.3 V PCI-X (except A3P030), and LVCMOS 2.5 V/5.0 V Input
- Differential I/O Standards: LVPECL, LVDS, BLVDS, and M-LVDS (A3P250 and above)
- I/O Registers on Input, Output, and Enable Paths Hot-Swappable and Cold Sparing I/Os (A3P030 only)
- Programmable Output Slew Rate (except A3P030) and Drive Strength
- Weak Pull-Up/Down IEEE1149.1 (JTAG) Boundary Scan Test
- Pin-Compatible Packages Across the ProASIC3 Family

Clock Conditioning Circuit (CCC) and PLL (except

A3P030)

- Six CCC Blocks, One with an Integrated PLL
- Flexible Phase-Shift, Multiply/Divide, and Delay Capabilities
- Wide Input Frequency Range (1.5 MHz to 350 MHz)

SRAMs and FIFOs (except A3P030)

- Variable-Aspect Ratio 4,608-Bit RAM Blocks (x1, x2, x4, x9, x18 Organizations Available)
- True Dual-Port SRAM (except x18)
- 24 SRAM and FIFO Configurations with Synchronous Operation up to 350 MHz

Soft ARM7[™] Core Support in M7 ProASIC3 Devices

CoreMP7Sd (with debug) and CoreMP7S (without debug)

ProASIC3 Devices	A3P030	A3P060	A3P125	A3P250	A3P400	A3P600	A3P1000
ARM-Enabled ProASIC3 Devices ¹				M7A3P250	M7A3P400	M7A3P600	M7A3P1000
System Gates	30 k	60 k	125 k	250 k	400 k	600 k	1 M
VersaTiles (D-Flip-Flops)	768	1,536	3,072	6,144	9,216	13,824	24,576
RAM kbits (1,024 bits)	-	18	36	36	54	108	144
4,608 Bit Blocks	-	4	8	8	12	24	32
FlashROM Bits	1 k	1 k	1 k	1 k	1 k	1 k	1 k
Secure (AES) ISP ²	-	Yes	Yes	Yes	Yes	Yes	Yes
Integrated PLL in CCCs	—	1	1	1	1	1	1
VersaNet Globals ³	6	18	18	18	18	18	18
I/O Banks	2	2	2	4	4	4	4
Maximum User I/Os	81	96	133	157	194	227	300
Package Pins							
QFN	QN132	QN132	QN132	QN132 ⁵			
VQFP	VQ100	VQ100	VQ100	VQ100			
TOFP	-	TQ144	TQ144				
POFP			PQ208	PQ208	PQ208	PQ208	PQ208
FBGA		FG144	FG144	FG144 <u>,</u>		FG144, FG256,	
				FG256 ⁵	FG256, FG484		FG484

Notes:

Refer to the CoreMP7 datasheet for more information. 1

AES is not available for ARM-enabled ProASIC3 devices. 2

Six chip (main) and three quadrant global networks are available for A3P060 and above. 3.

4. For higher densities and support of additional features, refer to the ProASIC3E Flash FPGAs datasheet.

5. This package is not supported for the M7A3P250 device.

I/Os Per Package¹

ProASIC3 Devices	A3P030	A3P060	A3P125	A3P	250 ³	A3P4	400 ³	A3P	600	A3P	1000
ARM-Enabled ProASIC3 Devices				M7A3I	250 ^{3, 4}		P400 ³	M7A3	M7A3P600		P1000
					I/O	Туре	-		-		-
Package	Single-Ended I/O	Single-Ended I/O	Single-Ended I/O	Single-Ended I/O ²	Differential I/O Pairs						
QN132	81	TBD	TBD	TBD	TBD	-	-		-	-	-
VQ100	79	71	71	68	13	-	-		_	-	-
TQ144	-	91	100	-	-	-	-	-	-	-	-
PQ208	-	-	133	151	34	151	34	154	35	154	35
FG144	-	96	97	97	24	97	25	97	24	97	25
FG256	-	-	_	157	38	178	38	179	45	177	44
FG484	-	_	_	-	_	194	38	227	56	300	74

Notes:

1. When considering migrating your design to lower or higher density devices, refer to "Package Pin Assignments" starting on page 4-1 to ensure complying with design and board migration requirements.

2. Each used differential I/O pair reduces the number of single-ended I/Os available by two.


3. For A3P250 and A3P400 devices, the maximum number of LVPECL pairs in east and west banks cannot exceed 15. Refer to the "Package Pin Assignments" starting on page 4-1 for position assignments of the 15 LVPECL pairs.

4. The FG256 and QN132 packages are not supported for the M7A3P250 device.

5. FG256 and FG484 are footprint-compatible packages.



ProASIC3 Ordering Information



Note: *–F Speed Grade – DC and switching based only on simulation. The characteristics are subject to change after establishing FPGA specifications. Some restrictions might be added and will be reflected in future revisions of this document. This speed grade is only supported in commercial temperature range.

Temperature Grade Offerings

	A3P030	A3P060	A3P125	A3P250	A3P400	A3P600	A3P1000
Package				M7A3P250 ¹	M7A3P400	M7A3P600	M7A3P1000
QN132	C, I	C, I	C, I	C, I	_	_	-
VQ100	C, I	С, І	C, I	C, I	_	_	-
TQ144	-	С, І	C, I	-	_	_	-
PQ208	-	-	C, I	C, I	C, I	C, I	C, I
FG144	-	С, І	C, I	C, I	C, I	C, I	C, I
FG256	-	-	-	C, I	C, I	C, I	C, I
FG484	-	-	-	-	C, I	C, I	C, I

Notes:

1. The FG256 and QN132 packages are not supported for the M7A3P250 device.

2. C = Commercial Temperature Range: 0°C to 70°C Ambient

3. I = Industrial Temperature Range: -40°C to 85°C Ambient

Speed Grade and Temperature Grade Matrix

Temperature Grade	-F ¹	Std.	-1	-2
C ²	✓	✓	✓	✓
³	_	✓	✓	✓

Notes:

 DC and switching characteristics for –F speed grade targets based only on simulation. The characteristics provided for –F speed grade are subject to change after establishing FPGA specifications. Some restrictions might be added and will be reflected in future revisions of this document. The –F speed grade is only supported in commercial temperature range.

2. C = Commercial Temperature Range: 0°C to 70°C Ambient

3. I = Industrial Temperature Range: -40°C to 85°C Ambient

Datasheet references made to ProASIC3 devices also apply to ARM-enabled ProASIC3 devices. The part numbers start with M7.

Contact your local Actel representative for device availability (http://www.actel.com/contact/offices/index.html).



Table of Contents

Introduction and Overview

General Description1-1Related Documents1-6	
Device Architecture	
Introduction	
Device Overview	
Pin Descriptions	
Software Tools	
Programming	
Security	
ISP	

DC and Switching Characteristics

3-1
3-5
3-11
3-57
3-61
3-65
3-75
3-76

Package Pin Assignments

132-Pin QFN	 	 • •	 • •	 • •	•	•		 • •		 •	 •			 •	 • •	 •	 	•	•		 4-	-1
100-Pin VQFP	 	 	 • •	 		•		 		 •	 •		 •		 •	 •	 	•			 4-	-2
144-Pin TQFP	 	 	 • •	 		•		 		 •			 •		 •	 •	 	•			 4-	-6
208-Pin PQFP	 	 	 	 				 		 •					 		 	•	•		4-1	1
144-Pin FBGA		 	 	 			 •	 	 •	 •	 •				 •	 	 	•	•	••	4-2	2
256-Pin FBGA		 	 	 			 •	 	 •	 •	 •				 		 	•	•		4-3	3
484-Pin FBGA		 	 	 				 							 		 				4-4	6

Datasheet Information

List of Changes	5-1
Datasheet Categories	5-5
Export Administration Regulations (EAR)	5-5



Introduction and Overview

General Description

ProASIC3, the third-generation family of Actel Flash FPGAs, offers performance, density, and features beyond those of the ProASIC^{PLUS®} family. The nonvolatile Flash technology gives ProASIC3 devices the advantage of being a secure, low-power, single-chip solution that is live at power-up. ProASIC3 is reprogrammable and offers time-to-market benefits at an ASIC-level unit cost. These features enable designers to create high-density systems using existing ASIC or FPGA design flows and tools.

ProASIC3 devices offer 1 kbit of on-chip, programmable, nonvolatile FlashROM memory storage as well as clock conditioning circuitry based on an integrated phaselocked loop (PLL). The A3P030 device has no PLL or RAM support. ProASIC3 devices have up to 1 million system gates, supported with up to 144 kbits of true dual-port SRAM, and up to 288 user I/Os.

ProASIC3 devices support the ARM7 soft IP core in devices with at least 250 k system gates. The ARM-enabled devices have Actel ordering numbers that begin with M7A3P and do not support AES decryption.

Flash Advantages

Reduced Cost of Ownership

Advantages to the designer extend beyond low-unit cost, performance, and ease of use. Unlike SRAM-based FPGAs, the Flash-based ProASIC3 devices allow for all functionality to be live at power-up; no external boot PROM is required. On-board security mechanisms prevent access to all the programming information and enable secure remote updates of the FPGA logic. Designers can perform secure remote in-system reprogramming to support future design iterations and field upgrades with confidence that valuable intellectual property (IP) cannot be compromised or copied. Secure ISP can be performed using the industry-standard AES algorithm. The ProASIC3 family device architecture mitigates the need for ASIC migration at higher user volumes. This makes the ProASIC3 family a cost-effective ASIC replacement solution, especially for applications in the consumer, networking/communications, computing, and avionics markets.

Security

The nonvolatile, Flash-based ProASIC3 devices require no boot PROM, so there is no vulnerable external bitstream

that can be easily copied. ProASIC3 devices incorporate FlashLock, which provides a unique combination of reprogrammability and design security without external overhead, advantages that only an FPGA with nonvolatile, Flash programming can offer.

ProASIC3 devices utilize a 128-bit Flash-based lock and a separate AES key to secure programmed intellectual property and configuration data. In addition, all FlashROM data in the ProASIC3 devices can be encrypted prior to loading, using the industry-leading AES-128 (FIPS192) bit block cipher encryption standard. The AES standard was adopted by the National Institute of Standards and Technology (NIST) in 2000, and replaces the 1977 DES standard. ProASIC3 devices have a built-in AES decryption engine and a Flash-based AES key that make them the most comprehensive programmable logic device security solution available today. ProASIC3 devices with AES-based security allow for secure, remote field updates over public networks such as the Internet, and ensure that valuable IP remains out of the hands of system overbuilders, system cloners, and IP thieves. The contents of a programmed ProASIC3 device cannot be read back, although secure design verification is possible.

ARM-enabled ProASIC3 devices do not support AES decryption security mechanism.

Security, built into the FPGA fabric, is an inherent component of the ProASIC3 family. The Flash cells are located beneath seven metal layers, and many device design and layout techniques have been used to make invasive attacks extremely difficult. ProASIC3, with FlashLock and AES security, is unique in being highly resistant to both invasive and noninvasive attacks. Your valuable IP is protected and secure, making remote ISP possible. A ProASIC3 device provides the most impenetrable security for programmable logic designs.

Single Chip

Flash-based FPGAs store the configuration information in on-chip Flash cells. Once programmed, the configuration data is an inherent part of the FPGA structure and no external configuration data needs to be loaded at system power-up (unlike SRAM-based FPGAs). Therefore, Flash-based ProASIC3 FPGAs do not require system configuration components such as EEPROMs or microcontrollers to load the device configuration data. This reduces bill-of-materials costs and printed circuit board (PCB) area, and increases security and system reliability.

ProASIC3 Flash Family FPGAs

Live at Power-Up

The Actel Flash-based ProASIC3 devices support Level 0 of the live at power-up (LAPU) classification standard. This feature helps in system component initialization, execution of critical tasks before the processor wakes up, setup and configuration of memory blocks, clock generation, and bus activity management. The LAPU feature of Flash-based ProASIC3 devices greatly simplifies total system design and reduces total system cost, often eliminating the need for Complex Programmable Logic Devices (CPLDs) and clock generation PLLs that are used for this purpose in a system. In addition, glitches and brownouts in system power will not corrupt the ProASIC3 device's Flash configuration, and unlike SRAMbased FPGAs, the device will not have to be reloaded when system power is restored. This enables the reduction or complete removal of the configuration PROM, expensive voltage monitor, brownout detection, and clock generator devices from the PCB design. Flashbased ProASIC3 devices simplify total system design, and reduce cost and design risk, while increasing system reliability and improving system initialization time.

Refer to the "I/O Power-Up and Supply Voltage Thresholds for Power-On Reset (Commercial and Industrial)" section on page 3-3.

Firm Errors

Firm errors occur most commonly when high-energy neutrons, generated in the upper atmosphere, strike a configuration cell of an SRAM FPGA. The energy of the collision can change the state of the configuration cell and thus change the logic, routing, or I/O behavior in an unpredictable way. These errors are impossible to prevent in SRAM FPGAs. The consequence of this type of error can be a complete system failure. Firm errors do not exist in the configuration memory of ProASIC3 Flashbased FPGAs. Once it is programmed, the Flash cell configuration element of ProASIC3 FPGAs cannot be altered by high-energy neutrons and is therefore immune to them. Recoverable (or soft) errors occur in the user data SRAM of all FPGA devices. These can easily be mitigated by using error detection and correction (EDAC) circuitry built into the FPGA fabric.

Low Power

Flash-based ProASIC3 devices exhibit power characteristics similar to an ASIC, making them an ideal choice for power-sensitive applications. ProASIC3 devices have only a very limited power-on current surge, and no high-current transition period, both of which occur on many FPGAs.

ProASIC3 devices also have low dynamic power consumption to further maximize power savings.

Advanced Flash Technology

The ProASIC3 family offers many benefits, including nonvolatility and reprogrammability through an advanced Flash-based, 130-nm LVCMOS process with seven layers of metal. Standard CMOS design techniques are used to implement logic and control functions. The combination of fine granularity, enhanced flexible routing resources, and abundant Flash switches allows for very high logic utilization without compromising device routability or performance. Logic functions within the device are interconnected through a four-level routing hierarchy.

Advanced Architecture

The proprietary ProASIC3 architecture provides granularity comparable to standard-cell ASICs. The ProASIC3 device consists of five distinct and programmable architectural features (Figure 1-1 on page 1-3 and Figure 1-2 on page 1-3):


- FPGA VersaTiles
- Dedicated FlashROM memory
- Dedicated SRAM/FIFO memory¹
- Extensive clock conditioning circuitry (CCC) and $\ensuremath{\mathsf{PLLs}}^1$
- Advanced I/O structure

The FPGA core consists of a sea of VersaTiles. Each VersaTile can be configured as a three-input logic function or as a D-flip-flop (with or without enable), or as a latch by programming the appropriate Flash switch interconnections. The versatility of the ProASIC3 core tile as either a three-input look-up-table (LUT) equivalent or as a D-flip-flop/latch with enable allows for efficient use of the FPGA fabric. The VersaTile capability is unique to the Actel ProASIC families of Flash-based FPGAs. VersaTiles are connected with any of the four levels of routing hierarchy. Flash switches are distributed throughout the device to provide nonvolatile, reconfigurable interconnect programming. Maximum core utilization is possible for virtually any design.

In addition, extensive on-chip programming circuitry allows for rapid, single-voltage (3.3 V) programming of the ProASIC3 devices via an IEEE 1532 JTAG interface.

^{1.} The A3P030 does not support PLL and SRAM.





Note: *Not supported by A3P030.

Figure 1-1 • Device Architecture Overview with Two I/O Banks (A3P030, A3P060, and A3P125)




Figure 1-2 • Device Architecture Overview with Four I/O Banks (A3P250, A3P400, A3P600, and A3P1000)

ProASIC3 Flash Family FPGAs

VersaTiles

The ProASIC3 core consists of VersaTiles, which have been enhanced from the ProASIC^{PLUS} core tiles. The ProASIC3 VersaTile supports the following:

- All three-input logic functions LUT-3 equivalent
- Latch with clear or set
- D-flip-flop with clear or set
- Enable D-flip-flop with clear or set

Refer to Figure 1-3 for VersaTile configurations.

For more information about VersaTiles, refer to the "VersaTile" section on page 2-2.




Figure 1-3 • VersaTile Configurations

User Nonvolatile FlashROM

Actel ProASIC3 devices have 1 kbit of on-chip, useraccessible, nonvolatile FlashROM. The FlashROM can be used in diverse system applications:

- Internet protocol addressing (wireless or fixed)
- System calibration settings
- Device serialization and/or inventory control
- Subscription-based business models (for example, set-top boxes)
- Secure key storage for secure communications algorithms
- Asset management/tracking
- Date stamping
- Version management

The FlashROM is written using the standard ProASIC3 IEEE 1532 JTAG programming interface. The core can be individually programmed (erased and written), and onchip AES decryption can be used selectively to securely load data over public networks (except in the A3P030 device), such as security keys stored in the FlashROM for a user design.

The FlashROM can be programmed via the JTAG programming interface, and its contents can be read back either through the JTAG programming interface or via direct FPGA core addressing. Note that the FlashROM can ONLY be programmed from the JTAG interface, and cannot be programmed from the internal logic array.

The FlashROM is programmed as 8 banks of 128 bits; however, reading is performed on a byte-by-byte basis

using synchronous interface. A 7-bit address from the FPGA core defines which of the 8 banks and which of the 16 bytes within that bank are being read. The three most significant bits (MSBs) of the FlashROM address determine the bank, and the four least significant bits (LSBs) of the FlashROM address define the byte.

The Actel ProASIC3 development software solutions, Libero[®] Integrated Design Environment (IDE) and Designer v6.1 or later, have extensive support for the FlashROM memory. One such feature is auto-generation of sequential programming files for applications requiring a unique serial number in each part. The second part allows the inclusion of static data for system version control. Data for the FlashROM can be generated quickly and easily using Actel Libero IDE and Designer software tools. Comprehensive programming file support is also included to allow for easy programming of large numbers of parts with differing FlashROM contents.

SRAM and FIFO

ProASIC3 devices (except in the A3P030 device) have embedded SRAM blocks along the north and south sides of the device. Each variable-aspect-ratio SRAM block is 4,608 bits in size. Available memory configurations are 256x18, 512x9, 1kx4, 2kx2, or 4kx1 bits. The individual blocks have independent read and write ports that can be configured with different bit widths on each port. For example, data can be sent through a 4-bit port and read as a single bitstream. The embedded SRAM blocks can be initialized via the device JTAG port (ROM emulation mode), using the UJTAG macro (except for the A3P030



device). For more information, refer to the application note, *UJTAG Applications in ProASIC3/E Devices*.

In addition, every SRAM block has an embedded FIFO control unit. The control unit allows the SRAM block to be configured as a synchronous FIFO without using additional core VersaTiles. The FIFO width and depth are programmable. The FIFO also features programmable Almost-Empty (AEMPTY) and Almost-Full (AFULL) flags in addition to the normal Empty and Full flags. The embedded FIFO control unit contains the counters necessary for the generation of the read and write address pointers. The embedded SRAM/FIFO blocks can be cascaded to create larger configurations.

PLL and Clock Conditioning Circuitry (CCC)

ProASIC3 devices provide designers with very flexible clock conditioning capabilities. Each member of the ProASIC3 family contains six CCCs. One CCC (center west side) has a PLL (Figure 2-10 on page 2-10). The A3P030 does not have a PLL.

The six CCC blocks are located in the four corners and the centers of the east and west sides.

All six CCC blocks are usable; the four corner CCCs and the east CCC allow simple clock delay operations as well as clock spine access (refer to the "Clock Conditioning Circuits" section on page 2-13 for more information).

The inputs of the six CCC blocks are accessible from the FPGA core or from one of several I/O inputs located near the CCC that have dedicated connections to the CCC block.

The CCC block has the following key features:

- Wide input frequency range (f_{IN_CCC}) = 1.5 MHz to 350 MHz
- Output frequency range (f_{OUT_CCC}) = 0.75 MHz to 350 MHz
- Clock delay adjustment via programmable and fixed delays from –7.56 ns to +11.12 ns
- Two programmable delay types; refer to Figure 2-17 on page 2-17, Table 2-4 on page 2-18, and the "Features Supported on Every I/O" section on page 2-30 for more information.
- Clock skew minimization
- Clock frequency synthesis (for PLL only)

Additional CCC specifications:

- Internal phase shift = 0°, 90°, 180°, and 270°. Output phase shift depends on the output divider configuration (for PLL only).
- Output duty cycle = 50% ± 1.5% or better (for PLL only)
- Low output jitter: worst case < 2.5% × clock period peak-to-peak period jitter when single global network used (for PLL only)

- Maximum acquisition time = 150 µs (for PLL only)
- Low power consumption of 5 mW
- Exceptional tolerance to input period jitter allowable input jitter is up to 1.5 ns (for PLL only)
- Four precise phases; maximum misalignment between adjacent phases of 40 ps × (350 MHz / f_{OUT CCC}) (for PLL only)

Global Clocking

ProASIC3 devices have extensive support for multiple clocking domains. In addition to the CCC and PLL support described above, there is a comprehensive global clock distribution network.

Each VersaTile input and output port has access to nine VersaNets: six chip (main) and three quadrant global networks (Figure 2-10 on page 2-10). The VersaNets can be driven by the CCC or directly accessed from the core via multiplexers (MUXes). The VersaNets can be used to distribute low-skew clock signals or for rapid distribution of high-fanout nets.

I/Os with Advanced I/O Standards

The ProASIC3 family of FPGAs features a flexible I/O structure, supporting a range of voltages (1.5 V, 1.8 V, 2.5 V, and 3.3 V). ProASIC3 FPGAs support many different I/O standards: single-ended and differential.

For more information, see Table 2-20 on page 2-44.

The I/Os are organized into banks, with two or four banks per device. Refer to Table 2-19 on page 2-44 for details on I/O bank configuration. The configuration of these banks determines the I/O standards supported (see Table 2-19 on page 2-44 for more information).

Each I/O module contains several input, output, and enable registers (Figure 2-23 on page 2-31). These registers allow the implementation of the following:

- Single-Data-Rate applications
- Double-Data-Rate applications DDR LVDS, BLVDS, and M-LVDS I/O for point-to-point communications

ProASIC3 banks for A3P250 device and above support LVPECL, LVDS, BLVDS and M-LVDS. BLVDS and M-LVDS can support up to 20 loads.

Related Documents

Application Notes

ProASIC3/E I/O Usage Guide http://www.actel.com/documents/PA3_E_IO_AN.pdf In-System Programming (ISP) in ProASIC3/E Using FlashPro3 http://www.actel.com/documents/PA3_E_ISP_AN.pdf ProASIC3/E FlashROM http://www.actel.com/documents/PA3_E_FROM_AN.pdf ProASIC3/E Security http://www.actel.com/documents/PA3_E_Security_AN.pdf ProASIC3/E SRAM/FIFO Blocks http://www.actel.com/documents/PA3_E_SRAMFIFO_AN.pdf Programming a ProASIC3/E Using a Microprocessor http://www.actel.com/documents/PA3_E_Microprocessor_AN.pdf UJTAG Applications in ProASIC3/E Devices http://www.actel.com/documents/PA3_E_UJTAG_AN.pdf Using DDR for ProASIC3/E Devices http://www.actel.com/documents/PA3_E_DDR_AN.pdf Using Global Resources in Actel ProASIC3/E Devices http://www.actel.com/documents/PA3_E_Global_AN.pdf Power-Up/Down Behavior of ProASIC3/E Devices http://www.actel.com/documents/ProASIC3_E_PowerUp_AN.pdf

For additional ProASIC3 application notes, go to http://www.actel.com/techdocs/appnotes/products.aspx.

User's Guides

SmartGen Cores Reference Guide http://www.actel.com/documents/genguide_ug.pdf Designer User's Guide http://www.actel.com/documents/designer_ug.pdf Fusion and ProASIC3/E Macro Library Guide http://www.actel.com/documents/pa3_libguide_ug.pdf



Device Architecture

Introduction

Flash Technology

Advanced Flash Switch

Unlike SRAM FPGAs, the ProASIC3 family uses a live at power-up ISP Flash switch as its programming element. Flash cells are distributed throughout the device to provide nonvolatile, reconfigurable programming to connect signal lines to the appropriate VersaTile inputs and outputs. In the Flash switch, two transistors share the floating gate, which stores the programming information (Figure 2-1). One is the sensing transistor, which is only used for writing and verification of the floating gate voltage. The other is the switching transistor. The latter is used to connect or separate routing nets, or to configure VersaTile logic. It is also used to erase the floating gate. Dedicated high-performance lines are connected as required using the Flash switch for fast, low-skew, global signal distribution throughout the device core. Maximum core utilization is possible for virtually any design. The use of the Flash switch technology also removes the possibility of firm errors, which are increasingly common in SRAM-based FPGAs.




Figure 2-1 • ProASIC3 Flash-Based Switch

ProASIC3 Flash Family FPGAs

Device Overview

The ProASIC3 device family consists of five distinct programmable architectural features (Figure 2-2 and Figure 2-3 on page 2-3):

- FPGA fabric/core (VersaTiles)
- Routing and clock resources (VersaNets)
- FlashROM memory
- Dedicated SRAM/FIFO memory (except A3P030)
- Advanced I/O structure

Core Architecture

VersaTile

The proprietary ProASIC3 family architecture provides granularity comparable to gate arrays. The ProASIC3 device core consists of a sea-of-VersaTiles architecture.

As illustrated in Figure 2-4 on page 2-4, there are four inputs in a logic VersaTile cell, and each VersaTile can be configured using the appropriate Flash switch connections:


- Any three-input logic function
- Latch with clear or set

- D-flip-flop with clear or set
- Enable D-flip-flop with clear or set (on a fourth input)

VersaTiles can flexibly map the logic and sequential gates of a design. The inputs of the VersaTile can be inverted (allowing bubble pushing), and the output of the tile can connect to high-speed, very-long-line routing resources. VersaTiles and larger functions can be connected with any of the four levels of routing hierarchy.

When the VersaTile is used as an enable D-flip-flop, SET/ CLR is supported by a fourth input. The SET/CLR signal can only be routed to this fourth input over the VersaNet (global) network. However, if in the user's design the SET/CLR signal is not routed over the VersaNet network, a compile warning message will be given and the intended logic function will be implemented by two VersaTiles instead of one.

The output of the VersaTile is F2 (Figure 2-4 on page 2-4) when the connection is to the ultra-fast local lines, or YL when the connection is to the efficient long-line or very-long-line resources.



Note: *Not supported by A3P030.

Figure 2-2 • Device Architecture Overview with Two I/O Banks (A3P030, A3P060, and A3P125)







Figure 2-3 • Device Architecture Overview with Four I/O Banks (A3P250, A3P400, A3P600, and A3P1000)



Note: **This input can only be connected to the global clock distribution network. Figure 2-4* • **ProASIC3 Core VersaTile**

Array Coordinates


During many place-and-route operations in the Actel Designer software tool, it is possible to set constraints that require array coordinates. Table 2-1 provides array coordinates of core cells and memory blocks. The array coordinates are measured from the lower left (0, 0). They can be used in region constraints for specific logic groups/blocks, designated by a wildcard, and can contain core cells, memories, and I/Os.

I/O and cell coordinates are used for placement constraints. Two coordinate systems are needed because there is not a one-to-one correspondence between I/O cells and core cells. In addition, the I/O coordinate system changes depending on the die/package combination. It is not listed in Table 2-1. The Designer ChipPlanner tool provides array coordinates of all I/O locations. I/O and cell coordinates are used for placement constraints. However, I/O placement is easier by package pin assignment.

Figure 2-5 illustrates the array coordinates of an A3P600 device. For more information on how to use array coordinates for region/placement constraints, see the *Designer User's Guide* or online help (available in the software) for ProASIC3 software tools.

Table 2-1 ProASIC3 Array Coordinates
--

		Versa	aTiles		Memor	y Rows	All				
	M	Min.		ax.	Bottom	Тор	Min.	Max.			
Device	х	У	x	У	(x, y)	(x, y)	(x, y)	(x, y)			
A3P030	-	-	-	-	-	_	-	_			
A3P060	3	2	66	25	None	(3, 26)	(0, 0)	(69, 29)			
A3P125	3	2	130	25	None	(3, 26)	(0, 0)	(133, 29)			
A3P250	3	2	130	49	None	(3, 50)	(0, 0)	(133, 53)			
A3P400	3	2	194	49	None	(3, 50)	(0, 0)	(197, 53)			
A3P600	3	4	194	75	(3, 2)	(3, 76)	(0, 0)	(197, 79)			
A3P1000	3	4	258	99	(3, 2)	(3, 100)	(0, 0)	(261, 103)			






Figure 2-5 • Array Coordinates for A3P600

Routing Architecture


Routing Resources

The routing structure of ProASIC3 devices is designed to provide high performance through a flexible four-level hierarchy of routing resources: ultra-fast local resources, efficient long-line resources, high-speed, very-long-line resources, and the high-performance VersaNet networks.

The ultra-fast local resources are dedicated lines that allow the output of each VersaTile to connect directly to every input of the eight surrounding VersaTiles (Figure 2-6). The exception to this is that the SET/CLR input of a VersaTile configured as a D-flip-flop is driven only by the VersaTile global network.

The efficient, long-line resources provide routing for longer distances and higher fanout connections. These resources vary in length (spanning one, two, or four VersaTiles), run both vertically and horizontally, and cover the entire ProASIC3 device (Figure 2-7 on page 2-7). Each VersaTile can drive signals onto the efficient long-line resources, which can access every input of every VersaTile. Active buffers are inserted automatically by routing software to limit the loading effects. The high-speed, very-long-line resources, which span the entire device with minimal delay, are used to route very long or high-fanout nets: length +/-12 VersaTiles in the vertical direction and length +/-16 in the horizontal direction from a given core VersaTile (Figure 2-8 on page 2-8). Very long lines in ProASIC3 devices have been enhanced over those in previous ProASIC families. This provides a significant performance boost for long-reach signals.

The high-performance VersaNet global networks are low-skew, high-fanout nets that are accessible from external pins or from internal logic (Figure 2-9 on page 2-9). These nets are typically used to distribute clocks, resets, and other high-fanout nets requiring minimum skew. The VersaNet networks are implemented as clock trees, and signals can be introduced at any junction. These can be employed hierarchically, with signals accessing every input on all VersaTiles.






Figure 2-6 • Ultra-Fast Local Lines Connected to the Eight Nearest Neighbors






Figure 2-7 • Efficient Long-Line Resources




Figure 2-8 • Very-Long-Line Resources



Clock Resources (VersaNets)

ProASIC3 devices offer powerful and flexible control of circuit timing through the use of analog circuitry. Each chip has up to six CCCs. The west CCC also contains a phase-locked loop (PLL) core, delay lines, a phase shifter (0°, 90°, 180°, 270°), and clock multipliers/dividers. Each CCC has all the circuitry needed for the selection and interconnection of inputs to the VersaNet global network. The east and west CCCs each have access to three VersaNet global lines on each side of the chip (six total lines). The CCCs at the four corners each have access to three quadrant global lines in each quadrant of the chip (except A3P030).

Advantages of the VersaNet Approach

One of the architectural benefits of ProASIC3 is the set of powerful and low-delay VersaNet global networks. ProASIC3 offers six chip (main) global networks that are distributed from the center of the FPGA array (Figure 2-9). In addition, ProASIC3 devices have three regional globals in each of the four chip quadrants. Each core VersaTile has access to nine global network resources: three quadrant and six chip (main) global networks, and a total of 18 globals on the device. Each of these networks contains spines and ribs that reach all the VersaTiles in the quadrants (Figure 2-10 on page 2-10). This flexible VersaNet global network architecture allows users to map up to 144 different internal/external clocks in a ProASIC3 device. Details on the VersaNet networks are given in Table 2-2 on page 2-10. The flexible use of the ProASIC3 VersaNet global network allows the designer to address several design requirements. User applications that are clock-resourceintensive can easily route external or gated internal clocks using VersaNet global routing networks. Designers can also drastically reduce delay penalties and minimize resource usage by mapping critical, high-fanout nets to the VersaNet global network.

In A3P030 devices, all six VersaNets are driven from three southern I/Os, located toward the east and west sides. These tiles can be configured to select a central I/O on the respective side or an internal routed signal as the input signal. The A3P030 does not support any clock conditioning circuitry nor does it contain the VersaNet global network concept of top and bottom spines.





Figure 2-9 • Overview of ProASIC3 VersaNet Global Network



Note: This does not apply to the A3P030 device.

Figure 2-10 •	Global Network	Architecture
---------------	-----------------------	--------------

Table 2-2 • ProASIC3 Globals/Spines/Rows by Device

	A3P030	A3P060	A3P125	A3P250	A3P400	A3P600	A3P1000
Global VersaNets (Trees)*	6	9	9	9	9	9	9
VersaNet Spines/Tree	4	4	4	8	8	12	16
Total Spines	24	36	36	72	72	108	144
VersaTiles in Each Top or Bottom Spine	384	384	384	768	768	1,152	1,536
Total VersaTiles	768	1,536	3,072	6,144	9,216	13,824	24,576
Rows in Each Top or Bottom Spine	-	12	12	24	24	36	48

Note: *There are six chip (main) globals and three globals per quadrant (except in the A3P030 device).

VersaNet Global Networks and Spine Access

The ProASIC3 architecture contains a total of 18 segmented global networks that can access the VersaTiles, SRAM memory, and I/O tiles of the ProASIC3 device. There are nine global network resources in each device quadrant: three quadrant globals and six chip (main) global networks. Each device has a total of 18 globals. These VersaNet global networks offer fast, low-skew routing resources for high-fanout nets, including clock signals. In addition, these highly segmented global networks offer users the flexibility to create low-skew local networks using spines for up to 144 internal/external clocks (in an A3P1000 device) or other high-fanout nets in ProASIC3 devices. Optimal usage of these low-skew networks can result in significant improvement in design performance on ProASIC3 devices.

The nine spines available in a vertical column reside in global networks with two separate regions of scope: the quadrant global network, which has three spines, and the chip (main) global network, which has six spines. Note that there are three quadrant spines in each quadrant of the device (except for A3P030). There are four quadrant global network regions per device (Figure 2-10 on page 2-10).

The spines are the vertical branches of the global network tree, shown in Figure 2-11 on page 2-11. Each spine in a vertical column of a chip (main) global network is further divided into two equal-length spine segments: one in the top and one in the bottom half of the die.



Each spine and its associated ribs cover a certain area of the ProASIC3 device (the "scope" of the spine; see Figure 2-9 on page 2-9). Each spine is accessed by the dedicated global network MUX tree architecture, which defines how a particular spine is driven—either by the signal on the global network from a CCC, for example, or by another net defined by the user (Figure 2-12 on page 2-12). Quadrant spines can be driven from user I/Os on the north and south sides of the die. The ability to drive spines in the quadrant global networks can have a significant effect on system performance for high-fanout inputs to a design. Details of the chip (main) global network spine-selection MUX are presented in Figure 2-12 on page 2-12. The spine drivers for each spine are located in the middle of the die.

Quadrant spines are driven from a north or south rib. Access to the top and bottom ribs is from the corner CCC or from the I/Os on the north and south sides of the device.

For details on using spines in ProASIC3 devices, see the Actel application note Using Global Resources in Actel ProASIC3/E Devices.




Figure 2-11 • Spines in a Global Clock Tree Network

ProASIC3 Flash Family FPGAs

Clock Aggregation

Clock aggregation allows for multi-spine clock domains. A MUX tree provides the necessary flexibility to allow long lines or I/Os to access domains of one, two, or four global spines. Signal access to the clock aggregation system is achieved through long-line resources in the central rib, and also through local resources in the north and south ribs, allowing I/Os to feed directly into the clock system. As Figure 2-13 indicates, this access system is contiguous. There is no break in the middle of the chip for the north and south I/O VersaNet access. This is different from the quadrant clocks located in these ribs, which only reach the middle of the rib. Refer to the Using Global Resources in Actel ProASIC3/E Devices application note.




Figure 2-12 • Spine Selection MUX of Global Tree




Figure 2-13 • Clock Aggregation Tree Architecture



Clock Conditioning Circuits

Overview of Clock Conditioning Circuitry

In ProASIC3 devices, the CCCs are used to implement frequency division, frequency multiplication, phase shifting, and delay operations.

The CCCs are available in six chip locations—each of the four chip corners and the middle of the east and west chip sides.

Each CCC can implement up to three independent global buffers (with or without programmable delay), or a PLL function (programmable frequency division/multiplication, phase shift, and delays) with up to three global outputs. Unused global outputs of a PLL can be used to implement independent global buffers, up to a maximum of three global outputs for a given CCC.

A global buffer can be placed in any of the three global locations (CLKA-GLA, CLKB-GLB, or CLKC-GLC) of a given CCC.

A PLL macro uses the CLKA CCC input to drive its reference clock. It uses the GLA and optionally the GLB and GLC global outputs to drive the global networks. A PLL macro can also drive the YB and YC regular core outputs. The GLB (or GLC) global output cannot be reused if the YB (or YC) output is used (Figure 2-14 on page 2-14). Refer to the "PLL Macro" section on page 2-15 for more information.

Each global buffer, as well as the PLL reference clock, can be driven from one of the following:

- Three dedicated single-ended I/Os using a hardwired connection
- Two dedicated differential I/Os using a hardwired connection
- The FPGA core

The CCC block is fully configurable, either via Flash configuration bits set in the programming bitstream or through an asynchronous interface. This asynchronous interface is dynamically accessible from inside the ProASIC3 device to permit parameter changes (such as divide ratios) during device operation. To increase the versatility and flexibility of the clock conditioning system, the CCC configuration is determined either by the user during the design process, with configuration data being stored in Flash memory as part of the device programming procedure, or by writing data into a dedicated shift register during normal device operation. This latter mode allows the user to dynamically reconfigure the CCC without the need for core programming. The shift register is accessed through a simple serial interface. Refer to the UJTAG Applications in ProASIC3/E Devices application note and the "CCC Electrical Specifications" section on page 2-18 for more information.

Global Buffers with No Programmable Delays

The CLKBUF and CLKBUF_LVPECL/LVDS/BLVDS/M-LVDS macros are composite macros that include an I/O macro driving a global buffer, which uses a hardwired connection.

The CLKBUF, CLKBUF_LVPECL/LVDS/BLVDS/M-LVDS, and CLKINT macros are pass-through clock sources and do not use the PLL or provide any programmable delay functionality.

The CLKINT macro provides a global buffer function driven by the FPGA core.

Many specific CLKBUF macros support the wide variety of single-ended and differential I/O standards supported by ProASIC3 devices. The available CLKBUF macros are described in the *Fusion and Fusion and ProASIC3/E Macro Library Guide*.

Global Buffer with Programmable Delay

The CLKDLY macro is a pass-through clock source that does not use the PLL, but provides the ability to delay the clock input using a programmable delay. The CLKDLY macro takes the selected clock input and adds a userdefined delay element. This macro generates an output clock phase shift from the input clock.


The CLKDLY macro can be driven by an INBUF* macro to create a composite macro, where the I/O macro drives the global buffer (with programmable delay) using a hardwired connection. In this case, the I/O must be placed in one of the dedicated global I/O locations.

Many specific INBUF macros support the wide variety of single-ended and differential I/O standards supported by the ProASIC3 family. The available INBUF macros are described in the *Fusion and Fusion and ProASIC3/E Macro Library Guide*.

The CLKDLY macro can be driven directly from the FPGA core.

The CLKDLY macro can also be driven from an I/O that is routed through the FPGA regular routing fabric. In this case, users must instantiate a special macro, PLLINT, to differentiate from the hardwired I/O connection described earlier.

The visual CLKDLY configuration in the SmartGen part of the Libero IDE and Designer tools allows the user to select the desired amount of delay and configures the delay elements appropriately. SmartGen also allows the user to select the input clock source. SmartGen will automatically instantiate the special macro, PLLINT, when needed.



Notes:

- 1. Visit the Actel website for future application notes concerning dynamic PLL reconfiguration. The PLL is only supported on the west center CCC. The A3P030 has no PLL support. Refer to the "PLL Macro" section on page 2-15 for signal descriptions.
- 2. Refer to the Fusion and ProASIC3/E Macro Library Guide for more information.
- 3. Many standard-specific INBUF macros (for example, INBUF_LVDS) support the wide variety of single-ended and differential I/O standards supported by the ProASIC3 family. The available INBUF macros are described in the Fusion and ProASIC3/E Macro Library Guide.

Figure 2-14 • ProASIC3 CCC Options



PLL Macro¹

The PLL functionality of the clock conditioning block is supported by the PLL macro. Note that the PLL macro reference clock uses the CLKA input of the CCC block, which is only accessible from the global A[0:2] package pins. Refer to Figure 2-15 on page 2-16 for more information.

The PLL macro provides five derived clocks (three independent) from a single reference clock. The PLL macro also provides power-down input and lock output signals. See Figure 2-17 on page 2-17 for more information.

Inputs:

- CLKA: selected clock input
- POWERDOWN (active low): disables PLLs. The default state is Powerdown On (active low).

Outputs:

- LOCK: indicates that PLL output has locked on the input reference signal
- GLA, GLB, GLC: outputs to respective global networks
- YB, YC: allows output from the CCC to be routed back to the FPGA core

As previously described, the PLL allows up to five flexible and independently configurable clock outputs. Figure 2-19 on page 2-19 illustrates the various clock output options and delay elements. As illustrated, the PLL supports three distinct output frequencies from a given input clock. Two of these (GLB and GLC) can be routed to the B and C global network access, respectively, and/or routed to the device core (YB and YC).

There are five delay elements to support phase control on all five outputs (GLA, GLB, GLC, YB, and YC).

There is also a delay element in the feedback loop that can be used to advance the clock relative to the reference clock.


The PLL macro reference clock can be driven by an INBUF* macro to create a composite macro, where the I/O macro drives the global buffer (with programmable delay) using a hardwired connection. In this case, the I/O must be placed in one of the dedicated global I/O locations.

The PLL macro reference clock can be driven directly from the FPGA core.

The PLL macro reference clock can also be driven from an I/O that is routed through the FPGA regular routing fabric. In this case, users must instantiate a special macro, PLLINT, to differentiate from the hardwired I/O connection described earlier.

The visual PLL configuration in SmartGen, part of the Libero IDE and Designer tools, will derive the necessary internal divider ratios based on the input frequency and desired output frequencies selected by the user. SmartGen also allows the user to select the various delays and phase shift values necessary to adjust the phases between the reference clock (CLKA) and the derived clocks (GLA, GLB, GLC, YB, and YC). SmartGen also allows the user to select the input clock source. SmartGen automatically instantiates the special macro, PLLINT, when needed.

1. The A3P030 device has no CCC, and thus does not include a PLL.



GAA[0:2]: GA represents global in the northwest corner of the device. A[0:2]: designates specific A clock source.

Notes:

- 1. Represents the global input pins. Globals have direct access to the clock conditioning block and are not routed via the FPGA fabric. Refer to the "User I/O Naming Convention" section on page 2-46 for more information.
- Instantiate the routed clock source input as follows:

 a) Connect the output of a logic element to the clock input of a PLL, CLKDLY, or CLKINT macro.
 b) Do not place a clock source I/O (INBUF or INBUF_LVPECL/LVDS/BLVDS/M-LVDS/DDR) in a relevant global pin location.
- 3. LVDS-, BLVDS-, and M-LVDS-based clock sources are only available on A3P250 through A3P1000 devices. A3P030, A3P060, and A3P125 support single-ended clock sources only. The A3P030 device does not contain a PLL.

Figure 2-15 • Clock Input Sources Including CLKBUF, CLKBUF_LVDS/LVPECL, and CLKINT




Figure 2-16 • CLKBUF and CLKINT




Table 2-3 • Available I/O Standards within CLKBUF and CLKBUF_LVDS/LVPECL Macros

CLKBUF Macros
CLKBUF_LVCMOS5
CLKBUF_LVCMOS33 ¹
CLKBUF_LVCMOS18
CLKBUF_LVCMOS15
CLKBUF_PCI
CLKBUF_LVDS ²
CLKBUF_LVPECL

Notes:


- 1. By default, the CLKBUF macro uses the 3.3 V LVTTL I/O technology. For more details, refer to the Fusion and ProASIC3/E Macro Library Guide.
- 2. BLVDS and M-LVDS standards are supported by CLKBUF_LVDS.



Note: *Visit the Actel website for future application notes concerning the dynamic PLL. The A3P030 device does not contain a PLL.







Note: The CLKDLY macro uses programmable delay element type 2. Figure 2-18 • CLKDLY

ProASIC3 Flash Family FPGAs

CCC Electrical Specifications

Timing Characteristics

Table 2-4 ProASIC3 CCC/PLL Specification

Parameter	Min.	Тур.	Max.	Unit
Clock Conditioning Circuitry Input Frequency fIN_CCC	1.5		350	MHz
Clock Conditioning Circuitry Output Frequency f _{OUT_CCC}	0.75		350	MHz
Delay Increments in Programmable Delay Blocks ^{1, 2}		200		ps
Number of Programmable Values in Each Programmable Delay Block			32	
Input Period Jitter			1.5	ns
CCC Output Peak-to-Peak Period Jitter F _{CCC_OUT}	Max Pe			
	1 Global Network Used		3 Global Networks Used	
0.75 MHz to 24 MHz	0.50		0.70	%
24 MHz to 100 MHz	1.00		1.20	%
100 MHz to 250 MHz	1.75		2.00	%
250 MHz to 350 MHz	2.50		5.60	%
Acquisition Time			150	μs
Output Duty Cycle	48.5		51.5	%
Delay Range in Block: Programmable Delay 1 ^{1, 2}	0.6		5.56	ns
Delay Range in Block: Programmable Delay 2 ^{1, 2}	0.025		5.56	ns
Delay Range in Block: Fixed Delay ^{1, 2}		2.2		ns

Notes:

1. This delay is a function of voltage and temperature. See Table 3-6 on page 3-4 for deratings.

2. $T_J = 25^{\circ}C, V_{CC} = 1.5 V$

3. The A3P030 device does not contain a PLL.




CCC Physical Implementation²

The CCC is composed of the following (Figure 2-19):

- PLL core
- Three phase selectors
- Six programmable delays and one fixed delay that advance/delay phase
- Five programmable frequency dividers that provide frequency multiplication/division (not shown in Figure 2-19, because they are automatically configured based on the user's required frequencies)
- One dynamic shift register that provides CCC dynamic reconfiguration capability

CCC Programming

The CCC block is fully configurable, either via static Flash configuration bits in the array, set by the user in the programming bitstream, or through an asynchronous dedicated shift register dynamically accessible from inside the ProASIC3 device. The dedicated shift register permits parameter changes such as PLL divide ratios and delays during device operation. This latter mode allows the user to dynamically reconfigure the PLL without the need for core programming. The register file is accessed through a simple serial interface. Refer to the *UJTAG Applications in ProASIC3/E Devices* application note for more information.



Notes:

- 1. Refer to the "Clock Conditioning Circuits" section on page 2-13 and Table 2-4 on page 2-18 for signal descriptions.
- 2. Clock divider and clock multiplier blocks are not shown in this figure or in SmartGen. They are automatically configured based on the user's required frequencies.

Figure 2-19 • PLL Block

2. The A3P030 device does not contain a PLL.

Nonvolatile Memory (NVM)

Overview of User Nonvolatile FlashROM

ProASIC3 devices have 1 kbit of on-chip nonvolatile Flash memory that can be read from the FPGA core fabric. The FlashROM is arranged in 8 banks of 128 bits during programming. The 128 bits in each bank are addressable as 16 bytes during the read back of the FlashROM from the FPGA core (Figure 2-20).

The FlashROM can only be programmed via the IEEE1532 JTAG port. It cannot be programmed directly from the FPGA core. When programming, each of the 8 128-bit banks can be selectively reprogrammed. The FlashROM can only be reprogrammed on a bank boundary. Programming involves an automatic, on-chip bank erase prior to reprogramming the bank. The FlashROM supports synchronous read. The address is latched on the rising edge of the clock and the new output data is stable after the falling edge of the same clock cycle. Please refer to Figure 3-41 on page 3-75 for the timing diagram. The FlashROM can be read on byte boundaries. The upper 3 bits of the FlashROM address from the FPGA core define the bank that is being accessed. The lower 4 bits of the FlashROM address from the FPGA core define which of the 16 bytes in the bank is being accessed.

		Byte Number in Bank					4 LSB of ADDR (READ)										
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
of	7																
	6																
AD)	5																
er (RE	4																
a R	3																
AD	2																
Bank Number 3 MSB ADDR (READ)	1																
8	0																

Figure 2-20 • FlashROM Architecture



SRAM and FIFO³

ProASIC3 devices (A3P250, A3P400, A3P600, and A3P1000) have embedded SRAM blocks along the north and south sides of the devices; A3P060 and A3P125 devices have embedded SRAM blocks on the north side only. The A3P030 does not include SRAM or FIFO. To meet the needs of high-performance designs, the memory blocks operate strictly in synchronous mode for both read and write operations. The read and write clocks are completely independent, and each may operate at any desired frequency less than or equal to 350 MHz.

- 4kx1, 2kx2, 1kx4, 512x9 (dual-port RAM—two read, two write or one read, one write)
- 512x9, 256x18 (two-port RAM—one read and one write)
- Sync write, sync pipelined / nonpipelined read

The ProASIC3 memory block includes dedicated FIFO control logic to generate internal addresses and external flag logic (FULL, EMPTY, AFULL, AEMPTY). Block diagrams of the memory modules are illustrated in Figure 2-21 on page 2-22.

During RAM operation, addresses are sourced by the user logic and the FIFO controller is ignored. In FIFO mode, the internal addresses are generated by the FIFO controller and routed to the RAM array by internal MUXes. Refer to Figure 2-22 on page 2-23 for more information about the implementation of the embedded FIFO controller.

The ProASIC3 architecture enables the read and write sizes of RAMs to be organized independently, allowing for bus conversion. For example, the write side size can be set to 256x18 and the read size to 512x9.


Both the write width and read width for the RAM blocks can be specified independently with the WW (write width) and RW (read width) pins. The different DxW configurations are: 256x18, 512x9, 1kx4, 2kx2, and 4kx1.

Refer to the allowable RW and WW values supported for each of the RAM macro types in Table 2-5 on page 2-24.

When widths of one, two, or four are selected, the ninth bit is unused. For example, when writing nine-bit values and reading four-bit values, only the first four bits and the second four bits of each nine-bit value are addressable for read operations. The ninth bit is not accessible.

Conversely, when writing four-bit values and reading nine-bit values, the ninth bit of a read operation will be undefined. The RAM blocks employ little-endian byte order for read and write operations.


3. The A3P030 device does not support SRAM or FIFO.



Note. The ASPOSO device does not support Shalw of

Figure 2-21 • Supported Basic RAM Macros





Note: The A3P030 device does not support SRAM and FIFO.

Figure 2-22 • ProASIC3 RAM Block with Embedded FIFO Controller

Signal Descriptions for RAM4K9⁴

The following signals are used to configure the RAM4K9 memory element:

WIDTHA and WIDTHB

These signals enable the RAM to be configured in one of four allowable aspect ratios (Table 2-5).

Table 2-5 • Allowable Aspect Ratio Settings for WIDTHA[1:0]

WIDTHA[1:0]	WIDTHB[1:0]	DxW
00	00	4kx1
01	01	2kx2
10	10	1kx4
11	11	512x9

Note: The aspect ratio settings are constant and cannot be changed on-the-fly.

BLKA and BLKB

These signals are active low and will enable the respective ports when asserted. When a BLKx signal is deasserted, that port's outputs hold the previous value.

WENA and WENB

These signals switch the RAM between read and write modes for the respective ports. A low on these signals indicates a write operation, and a high indicates a read.

CLKA and CLKB

These are the clock signals for the synchronous read and write operations. These can be driven independently or with the same driver.

PIPEA and PIPEB

These signals are used to specify pipelined read on the output. A low on PIPEA or PIPEB indicates a nonpipelined read, and the data appears on the corresponding output in the same clock cycle. A high indicates a pipelined read, and data appears on the corresponding output in the next clock cycle.

WMODEA and WMODEB

These signals are used to configure the behavior of the output when RAM is in the write mode. A low on these signals makes the output retain data from the previous read. A high indicates pass-through behavior, wherein the data being written will appear immediately on the output. This signal is overridden when the RAM is being read.

RESET

This active low signal resets the control logic and forces the output hold state registers to zero when asserted. It does not reset the contents of the memory array.

While the RESET signal is active, read and write operations are disabled. As with any asynchronous reset signal, care must be taken not to assert it too close to the edges of active read and write clocks. Refer to the tables beginning with Table 3-84 on page 3-70 for the specifications.

ADDRA and ADDRB

These are used as read or write addresses, and they are 12 bits wide. When a depth of less than 4 k is specified, the unused high-order bits must be grounded (Table 2-6).

<i>Table 2-6</i> •	Address Pins Unused/Used for Various
	Supported Bus Widths

	ADDRx			
DxW	Unused	Used		
4kx1	None	[11:0]		
2kx2	[11]	[10:0]		
1kx4	[11:10]	[9:0]		
512x9	[11:9]	[8:0]		

Note: The "x" in ADDRx implies A or B.

DINA and DINB

These are the input data signals, and they are nine bits wide. Not all nine bits are valid in all configurations. When a data width less than nine is specified, unused high-order signals must be grounded (Table 2-7).

DOUTA and DOUTB

These are the nine-bit output data signals. Not all nine bits are valid in all configurations. As with DINA and DINB, high-order bits may not be used (Table 2-7). The output data on unused pins is undefined.

Table 2-7Unused/Used Input and Output Data Pins for
Various Supported Bus Widths

	DINx/DOUTx			
DxW	Unused	Used		
4kx1	[8:1]	[0]		
2kx2	[8:2]	[1:0]		
1kx4	[8:4]	[3:0]		
512x9	None	[8:0]		

Note: The "x" in DINx or DOUTx implies A or B.

4. The A3P030 device does not support SRAM or FIFO.



Signal Descriptions for RAM512X18⁵

RAM512X18 has slightly different behavior than the RAM4K9, as it has dedicated read and write ports.

WW and RW

These signals enable the RAM to be configured in one of the two allowable aspect ratios (Table 2-8).

WW[1:0]	RW[1:0]	DxW
01	01	512x9
10	10	256x18
00, 11	00, 11	Reserved

Table 2-8 • Aspect Ratio Settings for WW[1:0]

WD and RD

These are the input and output data signals, and they are 18 bits wide. When a 512x9 aspect ratio is used for write, WD[17:9] are unused and must be grounded. If this aspect ratio is used for read, RD[17:9] are undefined.

WADDR and RADDR

These are read and write addresses, and they are nine bits wide. When the 256x18 aspect ratio is used for write or read, WADDR[8] or RADDR[8] are unused and must be grounded.

WCLK and RCLK

These signals are the write and read clocks, respectively. They can be clocked on the rising edge or falling edge of WCLK and RCLK.

WEN and REN

These signals are the write and read enables, respectively. They are both active low by default. These signals can be configured as active high.

RESET

This active low signal resets the control logic and forces the output hold state registers to zero when asserted. It does not reset the contents of the memory array.

While the RESET signal is active, read and write operations are disabled. As with any asynchronous reset signal, care must be taken not to assert it too close to the edges of active read and write clocks. Refer to the tables beginning with Table 3-85 on page 3-70 for the specifications.

PIPE

This signal is used to specify pipelined read on the output. A low on PIPE indicates a nonpipelined read, and the data appears on the output in the same clock cycle. A high indicates a pipelined read, and data appears on the output in the next clock cycle.

Clocking

The dual-port SRAM blocks are only clocked on the rising edge. SmartGen allows falling-edge triggered clocks by adding inverters to the netlist, hence achieving dual-port SRAM blocks that are clocked on either edge (rising or falling). For dual-port SRAM, each port can be clocked on either edge and/or by separate clocks by port.

ProASIC3 devices support inversion (bubble pushing) throughout the FPGA architecture, including the clock input to the SRAM modules. Inversions added to the SRAM clock pin on the design schematic or in the HDL code will be automatically accounted for during design compile without incurring additional delay in the clock path.

The two-port SRAM can be clocked on the rising edge or falling edge of the WCLK and RCLK.

If negative-edge RAM and FIFO clocking is selected for memory macros, clock edge inversion management (bubble pushing) is automatically used within the ProASIC3 development tools, without performance penalty.

Modes of Operation

There are two read modes and one write mode:

- Read Nonpipelined (synchronous—one clock edge): In the standard read mode, new data is driven onto the RD bus in the same clock cycle following RA and REN valid. The read address is registered on the read port clock active edge and data appears at RD after the RAM access time. Setting PIPE to OFF enables this mode.
- Read Pipelined (synchronous—two clock edges): The pipelined mode incurs an additional clock delay from the address to the data but enables operation at a much higher frequency. The read address is registered on the read port active clock edge, and the read data is registered and appears at RD after the second read clock edge. Setting the PIPE to ON enables this mode.
- Write (synchronous—one clock edge): On the write clock active edge, the write data is written into the SRAM at the write address when WEN is high. The setup times of the write address, write enables, and write data are minimal with respect to the write clock. Write and read transfers are described with timing requirements in the "DDR Module Specifications" section on page 3-53.

RAM Initialization

Each SRAM block can be individually initialized on powerup by means of the JTAG port using the UJTAG mechanism (refer to the "JTAG 1532" section on page 2-51 and the *ProASIC3/E SRAM/FIFO Blocks* application note). The shift

5. The A3P030 device does not support SRAM or FIFO.

register for a target block can be selected and loaded with the proper bit configuration to enable serial loading. The 4,608 bits of data can be loaded in a single operation.

Signal Descriptions for FIFO4K18⁶

The following signals are used to configure the FIFO4K18 memory element:

WW and RW

These signals enable the FIFO to be configured in one of the five allowable aspect ratios (Table 2-9).

Table 2-9 • Aspect Ratio Settings for WW[2:0]

WW[2:0]	RW[2:0]	DxW
000	000	4kx1
001	001	2kx2
010	010	1kx4
011	011	512x9
100	100	256x18
101, 110, 111	101, 110, 111	Reserved

WBLK and RBLK

These signals are active low and will enable the respective ports when low. When the RBLK signal is high, that port's outputs hold the previous value.

WEN and REN

Read and write enables. WEN is active low and REN is active high by default. These signals can be configured as active high or low.

WCLK and RCLK

These are the clock signals for the synchronous read and write operations. These can be driven independently or with the same driver.

RPIPE

This signal is used to specify pipelined read on the output. A low on RPIPE indicates a nonpipelined read, and the data appears on the output in the same clock cycle. A high indicates a pipelined read, and data appears on the output in the next clock cycle.

RESET

This active low signal resets the control logic and forces the output hold state registers to zero when asserted. It does not reset the contents of the memory array (Table 2-10).

While the RESET signal is active, read and write operations are disabled. As with any asynchronous RESET signal, care must be taken not to assert it too close to the edges of active read and write clocks. Refer to the tables beginning with Table 3-86 on page 3-74 for the specifications.

WD

This is the input data bus and is 18 bits wide. Not all 18 bits are valid in all configurations. When a data width less than 18 is specified, unused higher-order signals must be grounded (Table 2-10).

RD

This is the output data bus and is 18 bits wide. Not all 18 bits are valid in all configurations. Like the WD bus, highorder bits become unusable if the data width is less than 18. The output data on unused pins is undefined (Table 2-10).

Table 2-10 • Input Data Signal Usage for Different Aspect Ratios

DxW	WD/RD Unused
4kx1	WD[17:1], RD[17:1]
2kx2	WD[17:2], RD[17:2]
1kx4	WD[17:4], RD[17:4]
512x9	WD[17:9], RD[17:9]
256x18	_

ESTOP, FSTOP

ESTOP is used to stop the FIFO read counter from further counting once the FIFO is empty (i.e., the Empty flag goes high). A high on this signal inhibits the counting.

FSTOP is used to stop the FIFO write counter from further counting once the FIFO is full (i.e., the Full flag goes high). A high on this signal inhibits the counting.

For more information on these signals, refer to the "ESTOP and FSTOP Usage" section on page 2-27.

FULL, EMPTY

When the FIFO is full and no more data can be written, the Full flag asserts high. The Full flag is synchronous to WCLK to inhibit writing immediately upon detection of a full condition and to prevent overflows. Since the write address is compared to a resynchronized (and thus timedelayed) version of the read address, the Full flag will remain asserted until two WCLK active edges after a read operation eliminates the full condition.

When the FIFO is empty and no more data can be read, the Empty flag asserts high. The Empty flag is synchronous to RCLK to inhibit reading immediately upon detection of an empty condition and to prevent underflows. Since the read address is compared to a resynchronized (and thus time-delayed) version of the write address, the Empty flag will remain asserted until

^{6.} The A3P030 device does not support SRAM or FIFO.

two RCLK active edges, after a write operation removes the empty condition.

For more information on these signals, refer to the "FIFO Flag Usage Considerations" section.

AFULL, AEMPTY

These are programmable flags and will be asserted on the threshold specified by AFVAL and AEVAL, respectively.

When the number of words stored in the FIFO reaches the amount specified by AEVAL while reading, the AEMPTY output will go high. Likewise, when the number of words stored in the FIFO reaches the amount specified by AFVAL while writing, the AFULL output will go high.

AFVAL, AEVAL

The AEVAL and AFVAL pins are used to specify the almost-empty and almost-full threshold values. They are 12-bit signals. For more information on these signals, refer to the "FIFO Flag Usage Considerations" section.

ESTOP and FSTOP Usage

The ESTOP pin is used to stop the read counter from counting any further once the FIFO is empty (i.e., the EMPTY flag goes high). Likewise, the FSTOP pin is used to stop the write counter from counting any further once the FIFO is full (i.e., the Full flag goes high).

The FIFO counters in the ProASIC3 device start the count at 0, reach the maximum depth for the configuration (e.g., 511 for a 512x9 configuration), and then restart at 0. An example application for the ESTOP, where the read counter keeps counting, would be writing to the FIFO once and reading the same content over and over without doing another write.

FIFO Flag Usage Considerations

The AEVAL and AFVAL pins are used to specify the 12-bit AEMPTY and AFULL threshold values. The FIFO contains separate 12-bit write address (WADDR) and read address (RADDR) counters. WADDR is incremented every time a write operation is performed, and RADDR is incremented every time a read operation is performed. Whenever the difference between WADDR and RADDR is greater than or equal to AFVAL, the AFULL output is asserted. Likewise, whenever the difference between WADDR and RADDR is less than or equal to AEVAL, the AEMPTY output is asserted. To handle different read and write aspect ratios, AFVAL and AEVAL are expressed in terms of total data bits instead of total data words. When users specify AFVAL and AEVAL in terms of read or write words, the SmartGen tool translates them into bit addresses and configures these signals automatically. SmartGen configures the AFULL flag to assert when the write address exceeds the read address by at least a predefined value. In a 2kx8 FIFO, for example, a value of 1,500 for AFVAL means that the AFULL flag will be asserted after a write when the difference between the

write address and the read address reaches 1,500 (there have been at least 1,500 more writes than reads). It will stay asserted until the difference between the write and read addresses drops below 1,500.

The AEMPTY flag is asserted when the difference between the write address and the read address is less than a predefined value. In the example above, a value of 200 for AEVAL means that the AEMPTY flag will be asserted when a read causes the difference between the write address and the read address to drop to 200. It will stay asserted until that difference rises above 200. Note that the FIFO can be configured with different read and write widths; In this case the AFVAL setting is based on the number of write data entries and the AEVAL setting is based on the number of read data entries. For aspect ratios of 512x9 and 256x18, only 4,096 bits can be addressed by the 12 bits of AFVAL and AEVAL. The number of words must be multiplied by 8 and 16 instead of 9 and 18. The SmartGen tool automatically uses the proper values. To avoid halfwords being written or read, which could happen if different read and write aspect ratios are specified, the FIFO will assert Full or Empty as soon as at least a minimum of one word cannot be written or read. For example, if a two-bit word is written and a four-bit word is being read, FIFO will remain in the Empty state when the first word is written. This occurs even if the FIFO is not completely empty, because in this case a complete word cannot be read. The same is applicable in the Full state. If a four-bit word is written and a two-bit word is read, the FIFO is full and one word is read. The FULL flag will remain asserted because a complete word cannot be written at this point.

Refer to the *ProASIC3/E SRAM/FIFO Blocks* application note for more information.

Advanced I/Os

Introduction

ProASIC3 devices feature a flexible I/O structure, supporting a range of mixed voltages (1.5 V, 1.8 V, 2.5 V, and 3.3 V) through a bank-selectable voltage. Table 2-11, Table 2-12, and Table 2-19 on page 2-44 show the voltages and the compatible I/O standards. I/Os provide programmable slew rates (except A3P030), drive strengths, weak pull-up, and weak pull-down circuits. 3.3 V PCI and 3.3 V PCI-X are 5 V tolerant. See the "5 V Input Tolerance" section on page 2-36 for possible implementations of 5 V tolerance.

All I/Os are in a known state during power-up and any power-up sequence is allowed without current impact. Refer to the for more information. The I/Os will come up with disabled in/out buffers but with a weak pull-up enabled.

I/O Tile

The ProASIC3 I/O tile provides a flexible, programmable structure for implementing a large number of I/O standards. In addition, the registers available in the I/O tile in selected I/O banks can be used to support highperformance register inputs and outputs, with register enable if desired (Figure 2-23 on page 2-31). The registers can also be used to support the JESD-79C Double Data Rate (DDR) standard within the I/O structure (see the "Double Data Rate (DDR) Support" section on page 2-32 for more information).

As depicted in Figure 2-23 on page 2-31, all I/O registers share one CLR port. The output register and output enable register share one CLK port. Refer to the "I/O Registers" section on page 2-31 for more information.

I/O Banks and I/O Standards Compatibility

I/Os are grouped into I/O voltage banks. There are four I/O banks on the A3P250 through A3P1000. The A3P030,

Table 2-11 • ProASIC3 Supported I/O Standards

A3P060, and A3P125 have two I/O banks. Each I/O voltage bank has a dedicated input/output supply and ground voltages (VMV/GNDQ for input buffers and V_{CCI}/GND for output buffers). Because of these dedicated supplies, only I/Os with compatible standards can be assigned to the same I/O voltage bank. Table 2-12 shows the required voltage compatibility values for each of these voltages.

For more information about I/O and global assignments to I/O banks, refer to the specific pin table of the device in the "Package Pin Assignments" section on page 4-1 and the "User I/O Naming Convention" section on page 2-46.

I/O standards are compatible if their V_{CCI} and VMV values are identical. VMV and GNDQ are "quiet" input power supply pins and are not used on A3P030.

	A3P030	A3P060	A3P125	A3P250	A3P400	A3P600	A3P1000
Single-Ended	•					•	•
LVTTL/LVCMOS 3.3 V, LVCMOS 2.5 V/1.8 V/1.5 V, LVCMOS 2.5/5.0 V	1	1	1	1	1	1	1
3.3 V PCI/PCI-X	-	1	1	1	1	1	1
Differential	•					•	•
LVPECL, LVDS, BLVDS, M-LVDS	-	_	_	1	1	1	1

Table 2-12 • V_{CCI} Voltages and Compatible Standards

V _{CCI} and VMV (typical)	Compatible Standards
3.3 V	LVTTL/LVCMOS 3.3, PCI 3.3, LVPECL
2.5 V	LVCMOS 2.5, LVCMOS 2.5/5.0, LVDS, BLVDS, M-LVDS
1.8 V	LVCMOS 1.8
1.5 V	LVCMOS 1.5



I/O Banks

ProASIC3 I/Os are divided into multiple technology banks. The ProASIC3 family has two to four banks and the number of banks is device-dependent.

The A3P030, A3P060, and A3P125 support two I/O banks while the A3P400, A3P600, and A3P1000 support four I/O banks. The bank types have different characteristic, such as drive strength, the I/O standards supported, and timing and power differences.

There are three types of banks in the ProASIC3 family: Advanced I/O banks, Standard+ I/O banks, and Standard I/O banks.

Advanced I/O banks offer single-ended as well as differential capabilities. These banks are available on the

east and west sides of A3P250, A3P400, A3P600, and A3P1000 devices.

Standard+ I/O banks offer LVTTL/LVCMOS and PCI singleended I/O standards. These banks are available on north and south sides of A3P250, A3P400, A3P600 and A3P1000 devices as well as all sides of A3P125 and A3P060.

Standard I/O banks offer LVTTL/LVCMOS single-ended I/O standards. These banks are available on all sides of A3P030 devices.

Table 2-13 shows the I/O bank types, the devices and bank location supported, drive strength, slew rate control, and the supported standards.

				I/	O Standards Sup	oported
I/O Bank Type	Device and Bank Location	Drive Strength	Slew Rate Control	LVTTL/ LVCMOS	PCI/PCI-X	LVPECL, LVDS, BLVDS, M-LVDS
Standard	A3P030 (all banks)	Refer to Table 2-21 on page 2-45	Yes	1	Not Supported	Not Supported
Standard+	A3P060 and A3P125 (all banks)	Refer to Table 2-22 on page 2-45	Yes	1	1	Not Supported
	North and south banks of A3P250 to A3P1000 devices	Refer to Table 2-22 on page 2-45	Yes	✓	1	Not Supported
Advanced	East and west banks of A3P250 to A3P1000 devices	Refer to Table 2-23 on page 2-45	Yes	<i>✓</i>	~	<i>√</i>

Features Supported on Every I/O

Table 2-14 lists all features supported by transmitter/receiver for single-ended and differential I/Os.

Table 2-14 • I/O Features

Feature	Description
Single-Ended Transmitter Features	Hot Insertion:
	 A3P030: Hot insertion in every mode
	 All other ProASIC3 devices: No hot insertion
	Weak pull-up and pull-down
	• Two slew rates (except A3P030)
	 Skew between output buffer enable/disable time: 2 ns delay on rising edge and 0 ns delay on falling edge (see "Selectable Skew Between Output Buffer Enable/Disable Time" on page 2- 41 for more information)
	Three drive strengths
	 5 V tolerant receiver ("5 V Input Tolerance" section on page 2- 36)
	 LVTTL/LVCMOS 3.3 V outputs compatible with 5 V TTL inputs ("5 V Input Tolerance" section on page 2-36)
	• High performance (Table 2-15)
Single-Ended Receiver Features	Electrostatic Discharge (ESD) protection
	• High performance (Table 2-15)
	 Separate ground plane for GNDQ pin and power plane for VMV pin are used for input buffer to reduce output induced noise.
Differential Receiver Features (A3P250 through A3P1000)	ESD protection
	• High performance (Table 2-15)
	 Separate ground plane for GNDQ pin and power plane for VMV pin are used for input buffer to reduce output induced noise.
CMOS-Style LVDS, BLVDS, M-LVDS or LVPECL Transmitter	 Two I/Os and external resistors are used to provide a CMOS- style LVDS, DDR LVDS, BLVDS, and M-LVDS or LVPECL transmitter solution.
	Weak pull-up and pull-down
	High slew rate

Table 2-15 • Maximum I/O Frequency for Single-Ended and Differential I/Os in All Banks (maximum drive strength and high slew selected)

Specification	Performance Up To*
LVTTL/LVCMOS 3.3 V	200 MHz
LVCMOS 2.5 V	250 MHz
LVCMOS 1.8 V	200 MHz
LVCMOS 1.5 V	130 MHz
PCI	200 MHz
PCI-X	200 MHz
LVDS	350 MHz
BLVDS	200 MHz
M-LVDS	200 MHz
LVPECL	350 MHz


Note: *Application performance is dependent on user design implementation.

I/O Registers

Each I/O module contains several input, output, and enable registers. Refer to Figure 2-23 for a simplified representation of the I/O block.

The number of input registers is selected by a set of switches (not shown in Figure 2-23) between registers to implement single or differential data transmission to and from the FPGA core. The Designer software sets these switches for the user.

A common CLR/PRE signal is employed by all I/O registers when I/O register combining is used. Input Register 2 does not have a CLR/PRE pin, as this register is used for DDR implementation. The I/O registers combining must satisfy some rules. For more information, refer to the *ProASIC3/E I/O Usage Guide*.



Note: ProASIC3 I/Os have registers to support DDR functionality (see the "Double Data Rate (DDR) Support" section on page 2-32 for more information).

Figure 2-23 • I/O Block Logical Representation

Double Data Rate (DDR) Support

ProASIC3 devices support 350 MHz DDR inputs and outputs. In DDR mode, new data is present on every transition of the clock signal. Clock and data lines have identical bandwidths and signal integrity requirements, making them very efficient for implementing very highspeed systems.

High-speed DDR interfaces can be implemented using LVDS. The DDR feature is primarily implemented in the FPGA core periphery and is not limited to any I/O standard.

Input Support for DDR

The basic structure to support a DDR input is shown in Figure 2-24. Three input registers are used to capture

incoming data, which is presented to the core on each rising edge of the I/O register clock.

Each I/O tile on ProASIC3 devices supports DDR inputs.

Output Support for DDR

The basic DDR output structure is shown in Figure 2-25 on page 2-33. New data is presented to the output every half clock cycle. Note: DDR macros and I/O registers do not require additional routing. The combiner automatically recognizes the DDR macro and pushes its registers to the I/O register area at the edge of the chip. The routing delay from the I/O registers to the I/O buffers is already taken into account in the DDR macro.

Refer to the Actel application note Using DDR for ProASIC3/E Devices for more information.




Figure 2-24 • DDR Input Register Support in ProASIC3 Devices






Figure 2-25 • DDR Output Support in ProASIC3 Devices

Hot-Swap Support

Hot-swapping (also called hot plugging) is the operation of hot insertion or hot removal of a card in (or from) a powered-up system. The levels of hot-swap support and examples of related applications are described in Table 2-16. The I/Os also need to be configured in hot insertion mode if hot plugging compliance is required. The A3P030 device has an I/O structure that allows the support of Level 3 and Level 4 hot-swap with only two levels of staging.

Hot- Swapping Level	Description	Power Applied to Device	Bus State	Card Ground Connection	Device Circuitry Connected to Bus Pins	Example of Application with Cards that Contain ProASIC3 Devices	Compliance of ProASIC3 Devices
1	Cold-swap	No	_	_	_	System and card with Actel FPGA chip are powered down and the card is plugged into the system. Then the power supplies are turned on for the system but not for the FPGA on the card.	Other ProASIC3 devices: Compliant if the bus switch is used to isolate FPGA I/Os from the rest of the system.
2	Hot-swap while reset	Yes	Held in reset state	Must be made and maintained for 1 msec before, during, and after insertion/ removal	_	specification Reset control circuitry isolates the card busses until the card supplies are at their	
3	Hot-swap while bus idle	Yes	Held idle (no ongoing I/O processes during insertion/ removal)	Same as Level 2	glitch-free during power-up or power-down	Board bus shared with card bus is "frozen," and there is no toggling activity on the bus. It is critical that the logic states set on the bus signal do not get disturbed during card insertion/removal.	with cards with two levels of staging.
4	Hot-swap on an active bus	Yes	Bus may have active I/O processes ongoing, but device being inserted or removed must be idle	Same as Level 2		states set on the bus signal do not get	

Table 2-16 • Levels of Hot-Swap Support

For boards and cards with three levels of staging, card power supplies must have time to reach their final value before the I/Os are connected. Pay attention to the sizing of power supply decoupling capacitors on the card to ensure that the power supplies are not overloaded with capacitance.

Cards with three levels of staging should have the following sequence:

- Powers
- I/Os and other pins

For Level 3 and Level 4 compliance with the A3P030 device, cards with two levels of staging should have the following sequence:

- Grounds
- Powers, I/Os, and other pins

• Grounds



Cold-Sparing Support

Cold-sparing means that a subsystem with no power applied (usually a circuit board) is electrically connected to the system that is in operation. This means that all input buffers of the subsystem must present very high input impedance with no power applied so as not to disturb the operating portion of the system.

The A3P030 device fully supports cold-sparing, since the I/O clamp diode is always off (see Table 2-13 on page 2-29). For other ProASIC3 devices, since the I/O clamp diode is always active, cold-sparing can be accomplished by either employing a bus switch to isolate the device I/Os from the rest of the system, or by driving each ProASIC3 I/O pin to 0 V.

If the A3P030 is used in applications requiring cold sparing, a discharge path from the power supply to ground should be provided. This can be done with a discharge resistor or a switched resistor. This is necessary because the A3P030 does not have built-in I/O clamp diodes.

If the resistor is chosen, the resistor value must be calculated based on decoupling capacitance on a given power supply on the board (this decoupling capacitor is in parallel with this resistor). The RC time constant should ensure full discharge of supplies before coldsparing functionality is required. The resistor is necessary to ensure that the power pins are discharged to ground every time there is an interruption of power to the device.

Electrostatic Discharge (ESD) Protection

ProASIC3 devices are tested per JEDEC Standard JESD22-A114-B.

ProASIC3 devices contain clamp diodes at every I/O, global, and power pad. Clamp diodes protect all device pads against damage from ESD as well as from excessive voltage transients.

ProASIC3 devices are tested to the following models: Human Body Model (HBM) with a tolerance of 2,000 V, the Machine Model (MM) with a tolerance of 250 V, and the Charged Device Model (CDM) with a tolerance of 200 V.

Each I/O has two clamp diodes. One diode has its positive (P) side connected to the pad and its negative (N) side connected to V_{CCI} . The second diode has its P side connected to GND, and its N side connected to the pad. During operation, these diodes are normally biased in the Off state, except when transient voltage is significantly above V_{CCI} or below GND levels.

In A3P030, the first diode is always off. On other ProASIC3 devices, the clamp diode is always on and cannot be switched off.

By selecting the appropriate I/O configuration, the diode is turned on or off. Refer to Table 2-17 for more information about the I/O standards and the clamp diode.

The second diode is always connected to the pad, regardless of the I/O configuration selected.

	Clamp	Diode ¹	Hot In	Hot Insertion		5 V Input Tolerance ²		
I/O Assignment	A3P030	Other ProASIC3 Devices	A3P030	Other ProASIC3 Devices	A3P030	Other ProASIC3 Devices	Input Buffer	Output Buffer
3.3 V LVTTL/LVCMOS	No	Yes	Yes	No	Yes ²	Yes ²	Enabled	/Disabled
3.3 V PCI, 3.3 V PCI-X	N/A	Yes	N/A	No	N/A	Yes ²	Enabled	/Disabled
LVCMOS 2.5 V ⁴	No	Yes	Yes	No	Yes ²	Yes ³	Enabled	/Disabled
LVCMOS 2.5 V / 5.0 V ⁵	No	Yes	Yes	No	Yes ²	Yes ³	Enabled	/Disabled
LVCMOS 1.8 V	No	Yes	Yes	No	No	No	Enabled	/Disabled
LVCMOS 1.5 V	No	Yes	Yes	No	No	No	Enabled	/Disabled
Differential, LVDS/BLVDS/ M-LVDS/ LVPECL	N/A	Yes	N/A	No	N/A	No	Enabled	/Disabled

Table 2-17 • I/O Hot-Swap and 5 V Input Tolerance Capabilities

Notes:

1. The clamp diode is always off for the A3P030 device and always active for other ProASIC3 devices.

2. Can be implemented with an external IDT bus switch, resistor divider, or zener with resistor.

3. Can be implemented with an external resistor and an internal clamp diode.

4. LVCMOS 2.5 V I/O standard is supported by the A3P030 device only. In the SmartGen Core Reference Guide, select the LVCMOS25 macro for LVCMOS 2.5 V I/O standard support for the A3P030 device.

5. LVCMOS 2.5 V / 5.0 V I/O standard is supported by all ProASIC3 devices except A3P030. In the SmartGen Core Reference Guide, select the LVCMOS5 macro for LVCMOS2.5 V / 5.0 V I/O standard for all ProASIC3 devices except A3P030.

5 V Input Tolerance

I/Os can support 5-V-input tolerance when LVTTL 3.3 V, LVCMOS 3.3 V, LVCMOS 2.5 V , and LVCMOS 2.5 V configurations are used (see Table 2-17 on page 2-35 for more details). There are four recommended solutions for achieving 5 V receiver tolerance (see Figure 2-26 to Figure 2-29 on page 2-39 for details of board and macro setups). All the solutions meet a common requirement of limiting the voltage at the I/O input to 3.6 V or less. In fact, the I/O absolute maximum voltage rating is 3.6 V, and any voltage above 3.6 V may cause long term gate oxide failures.

Solution 1

The board-level design must ensure that the reflected waveform at the pad does not exceed the limits provided in Table 3-2 on page 3-2. This is a requirement to ensure long term reliability.

This scheme will also work for a 3.3 V PCI/PCI-X configuration, but the internal diode should not be used for clamping, and the voltage must be limited by the two external resistors as explained below. Relying on the diode clamping would create an excessive pad DC voltage of 3.3 V + 0.7 V = 4 V.

Here are some examples of possible resistor values (based on a simplified simulation model with no line effects, and 10 Ω transmitter output resistance, where Rtx_out_high = (V_{CCI} - V_{OH})/I_{OH}, Rtx_out_low = V_{OL} / I_{OL}).

Example 1 (high speed, high current):

 $Rtx_out_high = Rtx_out_low = 10 \Omega$

R1 = 36 Ω (±5%), P(r1)min = 0.069 Ω

R2 = 82 Ω (±5%), P(r2)min = 0.158 Ω

 $Imax_tx = 5.5 V / (82 \times 0.95 + 36 \times 0.95 + 10) = 45.04 mA$

 t_{RISE} = t_{FALL} = 0.85 ns at C_pad_load = 10 pF (includes up to 25% safety margin)

 $t_{RISE} = t_{FALL} = 4 \text{ ns at C_pad_load} = 50 \text{ pF}$ (includes up to 25% safety margin)

Example 2 (low-medium speed, medium current):

 $Rtx_out_high = Rtx_out_low = 10 \Omega$

R1 = 220 Ω (±5%), P(r1)min = 0.018 Ω

R2 = 390 Ω (±5%), P(r2)min = 0.032 Ω

Imax_tx = 5.5 V / (220 × 0.95 + 390 × 0.95 +10) = 9.17 mA

 $t_{RISE} = t_{FALL} = 4$ ns at C_pad_load = 10 pF (includes up to 25% safety margin)

 $t_{RISE} = t_{FALL} = 20$ ns at C_pad_load = 50 pF (includes up to 25% safety margin)

Other values of resistors are also allowed as long as the resistors are sized appropriately to limit the voltage at the receiving end to 2.5 V < Vin(rx) < 3.6 V* when the transmitter sends a logic '1'. This range of Vin_dc(rx) must be assured for any combination of transmitter supply (5 V \pm 0.5 V), transmitter output resistance, and board resistor tolerances.

Temporary overshoots are allowed according to Table 3-4 on page 3-2.




Figure 2-26 • Solution 1

Solution 2

The board-level design must ensure that the reflected waveform at the pad does not exceed limits provided in Table 3-4 on page 3-2. This is a requirement to ensure long term reliability.

This scheme will also work for a 3.3 V PCI/PCIX configuration, but the internal diode should not be used for clamping, and the voltage must be limited by the external resistors and zener, as shown in Figure 2-27. Relying on the diode clamping would create an excessive pad DC voltage of 3.3 V + 0.7 V = 4 V.




Figure 2-27 • Solution 2

Solution 3

The board-level design must ensure that the reflected waveform at the pad does not exceed limits provided in Table 3-4 on page 3-2. This is a requirement to ensure long term reliability.

This scheme will also work for a 3.3 V PCI/PCIX configuration, but the internal diode should not be used for clamping, and the voltage must be limited by the bus switch, as shown in Figure 2-28. Relying on the diode clamping would create an excessive pad DC voltage of 3.3 V + 0.7 V = 4 V.





Figure 2-28 • Solution 3



Solution 4



Requires one board resistor. Available for all I/O standards excluding 3.3 V I/O standards (not supported for A3P030 device).

Figure 2-29 • Solution 4

Table 2-18 • Comparison Table for 5 V Compliant Receiver Scheme

Scheme	Board Components	Speed	Current Limitations
1	Two resistors	Low to High ¹	Limited by transmitter's drive strength
2	Resistor and Zener 3.3 V	Medium	Limited by transmitter's drive strength
3	Bus switch	High	N/A
4	Minimum resistor value ² • $R = 47 \Omega \text{ at } T_J = 70^{\circ}C$ • $R = 150 \Omega \text{ at } T_J = 85^{\circ}C$ • $R = 420 \Omega \text{ at } T_J = 100^{\circ}C$	Medium	Maximum diode current at 100% duty cycle, signal constantly at '1' • 5×52.7 mA at T _J = 70°C / 10-year lifetime • 16.5 mA at T _J = 85°C / 10-year lifetime • 5.9 mA at T _J = 100°C / 10-year lifetime For duty cycles other than 100%, the currents can be increased by a factor = 1/duty cycle. Example: 20% duty cycle at 70°C Maximum current = (1/0.2) × 52.7 mA = 4 × 52.7 mA = 263.5 mA

Notes:

1. Speed and current consumption increase as the board resistance values decrease.

2. Resistor values ensure I/O diode long term reliability.

5 V Output Tolerance

ProASIC3 I/Os must be set to 3.3 V LVTTL or 3.3 V LVCMOS mode to reliably drive 5 V TTL receivers. It is also critical that there be NO external I/O pull-up resistor to 5 V, since this resistor would pull the I/O pad voltage beyond the 3.6 V absolute maximum value, and consequently cause damage to the I/O.

When set to 3.3 V LVTTL or 3.3 V LVCMOS mode, ProASIC3 I/Os can directly drive signals into 5 V TTL receivers. In fact, $V_{OL} = 0.4$ V and $V_{OH} = 2.4$ V in both 3.3 V LVTTL and 3.3 V LVCMOS modes exceeds the $V_{IL} = 0.8$ V and $V_{IH} = 2$ V level requirements of 5 V TTL receivers. Therefore, level '1' and level '0' will be recognized correctly by 5 V TTL receivers.

Simultaneous Switching Outputs and Printed Circuit Board Layout

Simultaneously switching outputs (SSO) can cause signal integrity problems on adjacent signals that are not part of the SSO bus. Both inductive and capacitive coupling parasitics of bond wires inside packages and of traces on printed circuit boards (PCBs) will transfer noise from SSO busses onto signals adjacent to those busses. Additionally, SSOs can produce ground bounce noise and V_{CCI} dip noise. These two noise types are caused by rapidly-changing currents through GND and V_{CCI} package pin inductances during switching activities (EQ 2-1 and EQ 2-2).

Ground bounce noise voltage = L (GND) × di/dt

EQ 2-1

 V_{CCI} dip noise voltage = L (V_{CCI}) × di/dt

EQ 2-2

Any group of four or more input pins switching on the same clock edge is considered an SSO bus. The shielding should be done both on the board and inside the package unless otherwise described.

In-package shielding can be achieved in several ways; the required shielding will vary depending on whether pins next to the SSO bus are LVTTL/LVCMOS inputs, LVTTL/ LVCMOS outputs, or GTL/SSTL/HSTL/LVDS/LVPECL inputs and outputs. Board traces in the vicinity of the SSO bus have to be adequately shielded from mutual coupling and inductive noise that can be generated by the SSO bus. Also, noise generated by the SSO bus needs to be reduced inside the package.

PCBs perform an important function in feeding stable supply voltage to the IC and at the same time maintain signal integrity between devices.

Key issues that need to considered are as follows:

- Power and ground plane design and decoupling network design
- Transmission line reflections and terminations

Selectable Skew Between Output Buffer Enable/Disable Time

The configurable skew block is used to delay the output buffer assertion (enable) without affecting deassertion (disable) time.








Figure 2-30 • Block Diagram of Output Enable Path









At the system level, the skew circuit can be used in applications where transmission activities on bidirectional data lines need to be coordinated. This circuit, when selected, provides a timing margin that can prevent bus contention and subsequent data loss and/or transmitter over-stress due to transmitter-to-transmitter current shorts. Figure 2-33 presents an example of the skew circuit implementation in a bidirectional communication system. Figure 2-34 shows how bus contention is created, and Figure 2-35 on page 2-43 shows how it can be avoided with the skew circuit.




Figure 2-33 • Example of Implementation of Skew Circuits in Bidirectional Transmission Systems Using ProASIC3 Devices




Figure 2-34 • Timing Diagram (Bypasses Skew Circuit)






Figure 2-35 • Timing Diagram (with Skew Circuit Selected)

I/O Software Support

In the ProASIC3 development software, default settings have been defined for the various I/O standards that are supported. Changes can be made to the default settings via the use of attributes; however, not all I/O attributes are applicable for all I/O standards. Table 2-19 lists the valid I/O attributes that can be manipulated by the user for each I/O standard.

Single-ended I/O standards in ProASIC3 support up to five different drive strengths.

I/O Standards	SLEW (output only)	OUT_DRIVE (output only)	SKEW (all macros with OE)*	RES_PULL	OUT_LOAD (output only)	COMBINE_REGISTER
LVTTL/LVCMOS 3.3 V	\checkmark	1	1	1	1	✓
LVCMOS 2.5 V	\checkmark	1	1	1	1	✓
LVCMOS 2.5/5.0 V	\checkmark	1	1	1	1	✓
LVCMOS 1.8 V	\checkmark	1	1	1	1	✓
LVCMOS 1.5 V	\checkmark	1	1	1	1	✓
PCI (3.3 V)			1		1	✓
PCI-X (3.3 V)	\checkmark		1		1	✓
LVDS, BLVDS, M-LVDS			1			✓
LVPECL						<i>√</i>

Table 2-19 • I/O Attributes vs. I/O Standard Applications

Note: *Applies to all ProASIC3 devices except A3P030.

Table 2-20 lists the default values for the above selectable I/O attributes as well as those that are preset for that I/O standard. See Table 2-21 for SLEW and OUT_DRIVE settings.

I/O Standards	SLEW (output only)	OUT_DRIVE (output only)	SKEW) (tribuf and bibuf only)	RES_PULL	OUT_LOAD (output only)	COMBINE_REGISTER
LVTTL/LVCMOS 3.3 V	See Table 2-21	See Table 2-21	Off	None	35 pF	-
LVCMOS 2.5 V	on page 2-45	on page 2-45	Off	None	35 pF	-
LVCMOS 2.5/5.0 V			Off	None	35 pF	-
LVCMOS 1.8 V			Off	None	35 pF	-
LVCMOS 1.5 V			Off	None	35 pF	_
PCI (3.3 V)			Off	None	10 pF	_
PCI-X (3.3 V)			Off	None	10 pF	_
LVDS, BLVDS, M-LVDS			Off	None	0 pF	_
LVPECL			Off	None	0 pF	_

Table 2-20 • I/O Default Attributes



Weak Pull-Up and Weak Pull-Down Resistors

ProASIC3 devices support optional weak pull-up and pull-down resistors per I/O pin. When the I/O is pulled up, it is connected to the V_{CCI} of its corresponding I/O bank. When it is pulled-down it is connected to GND. Refer to Table 3-20 on page 3-17 for more information.

Slew Rate Control and Drive Strength

ProASIC3 devices support output slew rate control: high and low. Actel recommends the high slew rate option to minimize the propagation delay. This high-speed option may introduce noise into the system if appropriate signal integrity measures are not adopted. Selecting a low slew rate reduces this kind of noise but adds some delays in the system. Low slew rate is recommended when bus transients are expected. Drive strength should also be selected according to the design requirements and noise immunity of the system. The output slew rate and multiple drive strength controls are available in LVTTL/LVCMOS 3.3 V, LVCMOS 2.5 V, LVCMOS 2.5 V / 5.0 V input, LVCMOS 1.8 V, and LVCMOS 1.5 V. All other I/O standards have a high output slew rate by default.

For A3P030, refer to Table 2-21; for other ProASIC3 devices, refer to Table 2-22 and Table 2-23 on page 2-45 for more information about the slew rate and drive strength specification.

Table 2-21	 Output Drive (OUT_DRIVE) for Standard I/O
	Bank Type (A3P030 device)

	OUT_DRIVE (mA)				
I/O Standards	2	4	8	SI	ew
LVTTL/LVCMOS 3.3 V	1	1	1	High	Low
LVCMOS 2.5 V	1	1	1	High	Low
LVCMOS 1.8 V	1	1	-	High	Low
LVCMOS 1.5 V	~	_	_	High	Low

Note: Refer to Table 2-13 on page 2-29 for I/O bank type definition.

I/O Standards	2 mA	4 mA	6 mA	8 mA	12 mA	16 mA	Sle	ew
LVTTL	1	1	1	1	1	1	High	Low
LVCMOS 3.3 V	1	1	1	1	1	1	High	Low
LVCMOS 2.5 V	1	1	1	1	1	-	High	Low
LVCMOS 1.8 V	1	1	1	1	_	-	High	Low
LVCMOS 1.5 V	1	1	_	_	_	_	High	Low

Table 2-22 • Output Drive for Standard+ I/O Bank Type

Notes:

^{2.} Refer to Table 2-13 on page 2-29 for I/O bank type definition.

I/O Standards	2 mA	4 mA	6 mA	8 mA	12 mA	16 mA	24 mA	Sle	ew
LVTTL	1	1	1	1	1	1	1	High	Low
LVCMOS 3.3 V	1	1	1	1	1	1	1	High	Low
LVCMOS 2.5 V	1	1	1	1	1	1	1	High	Low
LVCMOS 2.5/5.0 V	1	1	1	1	1	1	1	High	Low
LVCMOS 1.8 V	1	1	1	1	1	1	-	High	Low
LVCMOS 1.5 V	1	1	1	1	1	1	-	High	Low

Table 2-23 • Output Drive for Advanced I/O Bank Type

Notes:

1. There will be a difference in timing between the Advanced I/O banks when compared to the Standard+ I/O banks (Table 2-23). Refer to the I/O timing tables beginning on page 3-24 and Table 2-11 on page 2-28 for the standards supported for each device.

2. Refer to Table 2-13 on page 2-29 for I/O bank type definition.

^{1.} There will be a difference in timing between the Standard+ I/O banks when compared to the Advanced I/O banks (Table 2-23). Refer to the I/O timing tables beginning on page 3-24 and Table 2-11 on page 2-28 for the standards supported for each device.

User I/O Naming Convention


Due to the comprehensive and flexible nature of ProASIC3 device user I/Os, a naming scheme is used to show the details of the I/O (Figure 2-36 and Figure 2-37 on page 2-47). The name identifies to which I/O bank it belongs, as well as the pairing and pin polarity for differential I/Os.

I/O Nomenclature = Gmn/IOuxwBy

Gmn is only used for I/Os that also have CCC access—i.e., global pins.

- G = Global
- m = Global pin location associated with each CCC on the device: A (northwest corner), B (northeast corner), C (east middle), D (southeast corner), E (southwest corner), and F (west middle)
- n = Global input MUX and pin number of the associated Global location m, either A0, A1,A2, B0, B1, B2, C0, C1, or C2. Figure 2-15 on page 2-16 shows the three input pins per each clock source MUX at the CCC location m.
- u = I/O pair number in the bank, starting at 00 from the northwest I/O bank in a clockwise direction.
- x = P (Positive) or N (Negative) for differential pairs, or R (Regular—single-ended) for the I/Os that support single-ended and voltage-referenced I/O standards only. U (Positive-LVDS, DDR LVDS, BLVDS, and M-LVDS only) or V (Negative-LVDS, DDR LVDS, BLVDS, and M-LVDS only) restrict the I/O differential pair from being selected as an LVPECL pair.
- w = D (Differential Pair), P (Pair), S (Single-Ended). D (Differential Pair) if both members of the pair are bonded out to adjacent pins or are separated only by one GND or NC pin; P (Pair) if both members of the pair are bonded out but do not meet the adjacency requirement; or S (Single-Ended) if the I/O pair is not bonded out. For Differential (D) pairs, adjacency for ball grid packages means only vertical or horizontal. Diagonal adjacency does not meet the requirements for a true differential pair.

y = Bank number [0..3]. The Bank number starts at 0 from the northwest I/O bank and proceeds in a clockwise direction.



Note: The A3P030 device does not support a PLL (V_{COMPLF} and V_{CCPLF} pins).

Figure 2-36 • Naming Conventions of ProASIC3 Devices with Two I/O Banks

B = Bank






Figure 2-37 • Naming Conventions of ProASIC3 Devices with Four I/O Banks

Pin Descriptions

Supply Pins

GND

Ground

Ground supply voltage to the core, I/O outputs, and I/O logic.

GNDQ Ground (quiet)

Quiet ground supply voltage to input buffers of I/O banks. Within the package, the GNDQ plane is decoupled from the simultaneous switching noise originated from the output buffer ground domain. This minimizes the noise transfer within the package, and improves input signal integrity. GNDQ must always be connected to GND on the board.

V_{CC} Core Supply Voltage

Supply voltage to the FPGA core, nominal 1.5 V. V_{CC} is also required for powering the JTAG state machine in addition to V_{JTAG} . Even when a ProASIC3 device is in bypass mode in a JTAG chain of interconnected devices, both V_{CC} and V_{JTAG} must remain powered to allow JTAG signals to pass through the ProASIC3 device.

V_{CCI}Bx I/O Supply Voltage

Supply voltage to the bank's I/O output buffers and I/O logic. Bx is the I/O bank number. There are eight I/O banks on ProASIC3 devices plus a dedicated V_{JTAG} bank. Each bank can have a separate V_{CCI} connection. All I/Os in a bank will run off the same V_{CCI}Bx supply. V_{CCI} can be 1.5 V, 1.8 V, 2.5 V, or 3.3 V nominal voltage. Unused I/O banks should have their corresponding V_{CCI} pins tied to GND.

VMVx I/O Supply Voltage (quiet)

Quiet supply voltage to the input buffers of each I/O bank. X is the bank number. Within the package, the VMV plane is decoupled from the simultaneous switching noise originated from the output buffer V_{CC} domain. This minimizes the noise transfer within the package, and improves input signal integrity. Each bank must have at least one VMV connection and no VMV should be left unconnected. All I/Os in a bank run off the same VMVx supply. VMV is used to provide a quiet supply voltage to the input buffers of each I/O bank. VMVx can be 1.5 V, 1.8 V, 2.5 V, or 3.3 V nominal voltage. Unused I/O banks should have their corresponding VMV pins tied to GND. VMV and V_{CCI} should be at the same voltage within a given I/O bank. Used VMV pins must be connected to the corresponding V_{CCI} pins of the same bank (i.e., VMV0 to V_{CCI}B0, VMV1 to V_{CCI}B1, etc.).

V_{CCPLF} PLL Supply Voltage⁷

Supply voltage to analog PLL, nominal 1.5 V. If unused, V_{CCPLF} should be tied to GND. Refer to the PLL application note for a complete board solution for the PLL analog power supply and ground.

V_{COMPLF} PLL Ground⁷

Ground to analog PLL. Unused $\mathsf{V}_{\mathsf{COMPLF}}$ pins should be connected to GND.

V_{JTAG} JTAG Supply Voltage

ProASIC3 devices have a separate bank for the dedicated JTAG pins. The JTAG pins can be run at any voltage from 1.5 V to 3.3 V (nominal). Isolating the JTAG power supply in a separate I/O bank gives greater flexibility with supply selection and simplifies power supply and printed circuit board design. If the JTAG interface is neither used nor planned for use, the V_{JTAG} pin together with the TRST pin could be tied to GND. It should be noted that V_{CC} is required to be powered for JTAG operation; V_{JTAG} alone is insufficient. If a ProASIC3device is in a JTAG chain of interconnected boards, the board containing the ProASIC3 device can be powered down, provided both V_{JTAG} and V_{CC} to the ProASIC3 part remain powered; otherwise JTAG signals will not be able to transition the ProASIC3 device, even in bypass mode.

V_{PUMP}

Programming Supply Voltage

ProASIC3 devices support single-voltage ISP programming of the configuration Flash and FlashROM. For programming, V_{PUMP} should be 3.3 V nominal. During normal device operation, V_{PUMP} can be left floating or can be tied (pulled up) to any voltage between 0 V and 3.6 V.

When the V_{PUMP} pin is tied to ground, it will shut off the charge pump circuitry, resulting in no sources of oscillation from the charge pump circuitry.

User Pins

I/O User Input/Output

The I/O pin functions as an input, output, tristate, or bidirectional buffer. Input and output signal levels are compatible with the I/O standard selected.

During programming, I/Os become tristated and weakly pulled up to V_{CCI} . With V_{CCI} , VMV, and V_{CC} supplies continuously powered-up, and the device transitions from programming to operating mode, the I/Os get instantly configured to the desired user configuration.

Unused I/Os are configured as follows:

- Output buffer is disabled (with tristate value of Hi-Z)
- Input buffer is disabled (with tristate value of Hi-Z)
- Weak pull-up is programmed

^{7.} The A3P030 device does not support this feature.



GL Globals

GL I/Os have access to certain clock conditioning circuitry (and the PLL) and/or have direct access to the global network (spines). Additionally, the global I/Os can be used as I/Os, since they have identical capabilities. Unused GL pins are configured as inputs with pull-up resistors. See more detailed descriptions of global I/O connectivity in the "Clock Conditioning Circuits" section on page 2-13.

Refer to the "User I/O Naming Convention" section on page 2-46 for a explanation of the naming of global pins.

JTAG Pins

ProASIC3 devices have a separate bank for the dedicated JTAG pins. The JTAG pins can be run at any voltage from 1.5 V to 3.3 V (nominal). V_{CC} must also be powered in order for the JTAG state-machine to operate even if the device is in bypass mode; V_{JTAG} alone is insufficient. Both V_{JTAG} and V_{CC} to the ProASIC3 part must be supplied to allow JTAG signals to transition the ProASIC3 device. Isolating the JTAG power supply in a separate I/O bank gives greater flexibility with supply selection and simplifies power supply and printed circuit board design. If the JTAG interface is neither used nor planned for use, the V_{JTAG} pin together with the TRST pin could be tied to GND.

TCK Test Clock

Test clock input for JTAG boundary scan, ISP, and UJTAG. The TCK pin does not have an internal pull-up/down resistor. Actel recommends adding a nominal 20 k Ω pullup resistor to this pin. If JTAG is not used, Actel recommends tying off TCK to GND or V_{JTAG} through a resistor placed close to the FPGA pin. This prevents JTAG operation in case TMS enters an undesired state.

Note that to operate at all V_{JTAG} voltages, 500 Ω to 1 $k\Omega$ will satisfy the requirements. Refer to Table 2-24 for more information.

Table 2-24 • Recommende	d Tie-Off Values for the TCK and
TRST Pins	

V _{JTAG}	Pull-Down Resistance*
V _{JTAG} at 3.3 V	200 Ω to 1 k Ω
V _{JTAG} at 2.5 V	200 Ω to 1 kΩ
V _{JTAG} at 1.8 V	500 Ω to 1 k Ω
V _{JTAG} at 1.5 V	500 Ω to 1 k Ω

Notes:

- 1. Equivalent parallel resistance if more than one device is on the JTAG chain.
- 2. The TSK pin can be pulled up/down.
- 3. The TRST pin can only be pulled down.

Note that to operate at all V_{JTAG} voltages, 500 Ω to 1 $k\Omega$ will satisfy the requirements.

TDI Test Data Input

Serial input for JTAG boundary scan, ISP, and UJTAG usage. There is an internal weak pull-up resistor on the TDI pin.

TDO Test Data Output

Serial output for JTAG boundary scan, ISP, and UJTAG usage.

TMS Test Mode Select

The TMS pin controls the use of the IEEE1532 boundary scan pins (TCK,TDI, TDO, TRST). There is an internal weak pull-up resistor on the TMS pin.

TRST Boundary Scan Reset Pin

The TRST pin functions as an active low input to asynchronously initialize (or reset) the boundary scan circuitry. There is an internal weak pull-up resistor on the TRST pin. If JTAG is not used, an external pull-down resistor could be included to ensure the TAP is held in reset mode. The resistor values must be chosen from Table 2-24 and must satisfy the parallel resistance value requirement. The values in Table 2-24 correspond to the resistor recommended when a single device is used and the equivalent parallel resistor when multiple devices are connected via a JTAG chain.

In critical applications, an upset in the JTAG circuit could allow entering an undesired JTAG state. In such cases, Actel recommends tying off TRST to GND through a resistor placed close to the FPGA pin.

Note that to operate at all V_{JTAG} voltages, 500 Ω to 1 $k\Omega$ will satisfy the requirements.

Special Function Pins

NC No Connect

This pin is not connected to circuitry within the device. These pins can be driven to any voltage or can be left floating with no effect on the operation of the device.

DC Don't Connect

This pin should not be connected to any signals on the printed circuit board (PCB). These pins should be left unconnected.

Software Tools

Overview of Tools Flow

The ProASIC3 family of FPGAs is fully supported by both Actel Libero IDE and Designer FPGA Development software. Actel Libero IDE is an integrated design manager that seamlessly integrates design tools while guiding the user through the design flow, managing all design and log files, and passing necessary design data among tools. Additionally, Libero IDE allows users to integrate both schematic and HDL synthesis into a single flow and verify the entire design in a single environment (see the *Libero IDE flow diagram* located on the Actel website). Libero IDE includes Synplify[®] AE from Synplicity[®], ViewDraw[®] AE from Mentor Graphics[®], ModelSim[®] HDL Simulator from Mentor Graphics, WaveFormer Lite[™] AE from SynaptiCAD[®], PALACE[™] AE Physical Synthesis from Magma Design Automation[™], and Designer software from Actel.

Actel Designer software is a place-and-route tool and provides a comprehensive suite of backend support tools for FPGA development. The Designer software includes the following:

- Timer—a world-class integrated static timing analyzer and constraints editor that supports timing-driven place-and-route
- NetlistViewer—a design netlist schematic viewer
- ChipPlanner—a graphical floorplanner viewer and editor
- SmartPower—a tool that enables the designer to quickly estimate the power consumption of a design
- PinEditor—a graphical application for editing pin assignments and I/O attributes
- I/O Attribute Editor—a tool that displays all assigned and unassigned I/O macros and their attributes in a spreadsheet format

With the Designer software, a user can lock the design pins before layout while minimally impacting the results of place-and-route. Additionally, Actel back-annotation flow is compatible with all the major simulators. Another tool included in the Designer software is the SmartGen core generator, which easily creates popular and commonly used logic functions for implementation into your schematic or HDL design.

Actel Designer software is compatible with the most popular FPGA design entry and verification tools from EDA vendors, such as Mentor Graphics, Synplicity, Synopsys, and Cadence[®]. The Designer software is available for both the Windows[®] and UNIX operating systems.

Programming

Programming can be performed using tools such as Silicon Sculptor II (BP Micro Systems) or FlashPro3 (Actel).

The user can generate *.stp programming files from the Designer software and use these files to program a device.

ProASIC3 devices can be programmed in system. For more information on ISP of ProASIC3 devices, refer to the In-System Programming (ISP) in ProASIC3/E Using FlashPro3 and Programming a ProASIC3/E Using a Microprocessor application notes.

The ProASIC3 device can be serialized with a unique identifier stored in the FlashROM of each device. Serialization is an automatic assignment of serial numbers that are stored within the STAPL file used for programming. The area of the FlashROM used for holding such identifiers is defined using SmartGen and the range of serial numbers to be used is defined at the time of STAPL file generation with FlashPoint. Serial number values for STAPL file generation can even be read from a file of predefined values. Serialized programming using a serialized STAPL file can be done through Actel In House Programming (IHP), an external vendor using Silicon Sculptor software, or via the ISP capabilities of the FlashPro software.

Security

ProASIC3 devices have a built-in 128-bit AES decryption core (except the A3P030 device). The decryption core facilitates secure, in-system programming of the FPGA core array fabric and the FlashROM. The FlashROM and the FPGA core fabric can be programmed independently from each other, allowing the FlashROM to be updated without the need for change to the FPGA core fabric. The AES master key is stored in on-chip nonvolatile memory (Flash). The AES master key can be preloaded into parts in a secure programming environment (such as the Actel in-house programming center) and then "blank" parts can be shipped to an untrusted programming or manufacturing center for final personalization with an AES encrypted bitstream. Late stage product changes or personalization can be implemented easily and securely by simply sending a STAPL file with AES encrypted data. Secure remote field updates over public networks (such as the Internet) are possible by sending and programming a STAPL file with AES encrypted data.



128-Bit AES Decryption⁸

The 128-bit AES standard (FIPS-192) block cipher is the NIST (National Institute of Standards and Technology) replacement for the DES (Data Encryption Standard FIPS46-2). AES has been designed to protect sensitive government information well into the 21st century. It replaces the aging DES, which NIST adopted in 1977 as a Federal Information Processing Standard used by federal agencies to protect sensitive, unclassified information. The 128-bit AES standard has 3.4x10³⁸ possible 128-bit key variants, and it has been estimated that it would take 1,000 trillion years to crack 128-bit AES cipher text using exhaustive techniques. Keys are stored (securely) in ProASIC3 devices in nonvolatile Flash memory. All programming files sent to the device can be authenticated by the part prior to programming to ensure that bad programming data is not loaded into the part that may possibly damage it. All programming verification is performed on-chip, ensuring that the contents of ProASIC3 devices remain secure.

ARM-enabled ProASIC3 devices do not support the AES decryption capability.

AES decryption can also be used on the 1,024-bit FlashROM to allow for secure remote updates of the FlashROM contents. This allows for easy, secure support for subscription model products. See the application note *ProASIC3/E Security* for more details.

ISP

ProASIC3 devices support IEEE 1532 ISP via JTAG and require a single V_{PUMP} voltage of 3.3 V during programming. In addition, programming via a Microcontroller (MCU) in a target system can be achieved. See the application note *In-System Programming (ISP) in ProASIC3/E Using FlashPro3* for more details.

JTAG 1532

ProASIC3 devices support the JTAG-based IEEE 1532 standard for ISP. As part of this support, when a ProASIC3 device is in an unprogrammed state, all user I/O pins are disabled. This is achieved by keeping the global IO_EN signal deactivated, which also has the effect of disabling the input buffers. The SAMPLE/PRELOAD instruction captures the status of pads in parallel and shifts them out as new data is shift in for loading into the Boundary Scan Register. When the ProASIC3 device is in an unprogrammed state, the SAMPLE/PRELOAD instruction has no effect on I/O status, however, it will continue to shift in new data to be loaded into the BSR; therefore, when SAMPLE/PRELOAD is used on an unprogrammed device, the BSR will be loaded with undefined data. Refer to the *In-System Programming (ISP) in ProASIC3/E Using FlashPro3* application note for more details.

For JTAG timing information of setup, hold, and fall times, refer to the *FlashPro User's Guide*.

Boundary Scan

ProASIC3 devices are compatible with IEEE Standard 1149.1, which defines a hardware architecture and the set of mechanisms for boundary scan testing. The basic ProASIC3 boundary scan logic circuit is composed of the TAP (test access port) controller, test data registers, and instruction register (Figure 2-38 on page 2-52). This circuit supports all mandatory IEEE 1149.1 instructions (EXTEST, SAMPLE/PRELOAD, and BYPASS) and the optional IDCODE instruction (Table 2-25 on page 2-52).

Each test section is accessed through the TAP, which has five associated pins: TCK (test clock input), TDI, TDO (test data input and output), TMS (test mode selector), and TRST (test reset input). TMS, TDI, and TRST are equipped with pull-up resistors to ensure proper operation when no input data is supplied to them. These pins are dedicated for boundary scan test usage. Refer to the "JTAG Pins" section on page 2-49 for pull-up/down recommendations for TDO and TCK pins. The TAP controller is a 4-bit state machine (16 states) that operates as shown in Figure 2-38 on page 2-52. The 1s and 0s represent the values that must be present at TMS at a rising edge of TCK for the given state transition to occur. IR and DR indicate that the instruction register or the data register is operating in that state.

The TAP controller receives two control inputs (TMS and TCK) and generates control and clock signals for the rest of the test logic architecture. On power-up, the TAP controller enters the Test-Logic-Reset state. To guarantee a reset of the controller from any of the possible states, TMS must remain high for five TCK cycles. The TRST pin may also be used to asynchronously place the TAP controller in the Test-Logic-Reset state.

ProASIC3 devices support three types of test data registers: bypass, device identification, and boundary scan. The bypass register is selected when no other register needs to be accessed in a device. This speeds up test data transfer to other devices in a test data path. The 32-bit device identification register is a shift register with four fields (LSB, ID number, part number, and version). The boundary scan register observes and controls the state of each I/O pin. Each I/O cell has three boundary scan register cells, each with a serial-in, serialout, parallel-in, and parallel-out pin.

8. The A3P030 device does not support AES decryption.

The serial pins are used to serially connect all the boundary scan register cells in a device into a boundary scan register chain, which starts at the TDI pin and ends at the TDO pin. The parallel ports are connected to the internal core logic I/O tile and the input, output, and control ports of an I/O buffer to capture and load data into the register to control or observe the logic state of each I/O.




Figure 2-38 • Boundary Scan Chain in ProASIC3

Table 2-25 •	Boundary	Scan Opcodes
--------------	----------	--------------

	Hex Opcode
EXTEST	00
HIGHZ	07
USERCODE	OE
SAMPLE/PRELOAD	01
IDCODE	OF
CLAMP	05
BYPASS	FF



DC and Switching Characteristics

General Specifications

DC and switching characteristics for -F speed grade targets are based only on simulation.

The characteristics provided for –F speed grade are subject to change after establishing FPGA specifications. Some restrictions might be added and will be reflected in future revisions of this document. The –F speed grade is only supported in the commercial temperature range.

Operating Conditions

Stresses beyond those listed in the Table 3-1 may cause permanent damage to the device.

Exposure to absolute maximum rated conditions for extended periods may affect device reliability. Devices should not be operated outside the recommended operating ranges specified in Table 3-2 on page 3-2.

Symbol	Parameter	Limits	Units
V _{CC}	DC core supply voltage	–0.3 to 1.65	V
V _{JTAG}	JTAG DC voltage	-0.3 to 3.75	V
V _{PUMP}	Programming voltage	–0.3 to 3.75	V
V _{CCPLL}	Analog power supply (PLL)	–0.3 to 1.65	V
V _{CCI}	DC I/O output buffer supply voltage	–0.3 to 3.75	V
VMV	DC I/O input buffer supply voltage	–0.3 to 3.75	V
VI	l/O input voltage	-0.3 V to 3.6 V (when I/O hot insertion mode is enabled) -0.3 V to (V _{CCI} + 1 V) or 3.6 V, whichever voltage is lower (when I/O hot-insertion mode is disabled)	V
T _{STG} ²	Storage Temperature	–65 to +150	°C
T _J ²	Junction Temperature	+125	°C

Table 3-1 • Absolute Maximum Ratings

Notes:

1. The device should be operated within the limits specified by the datasheet. During transitions, the input signal may undershoot or overshoot according to the limits shown in Table 3-4 on page 3-2.

2. For Flash programming and retention maximum limits refer to Table 3-4 on page 3-2 and for recommended operating limits refer to Table 3-2 on page 3-2.

Symbol	Parameter		Commercial	Industrial	Units
T _A , T _J	Ambient and Junction tempera	ature	0 to +70	-40 to +85	°C
V _{CC}	1.5 V DC core supply voltage		1.425 to 1.575	1.425 to 1.575	V
V _{JTAG}	JTAG DC voltage		1.4 to 3.6	1.4 to 3.6	V
V _{PUMP}	Programming voltage Programming Mode		3.0 to 3.6	3.0 to 3.6	V
		Operation ³	0 to 3.6	0 to 3.6	V
V _{CCPLL}	Analog power supply (PLL)		1.4 to 1.6	1.4 to 1.6	V
$V_{\mbox{CCI}}$ and \mbox{VMV}	1.5 V DC supply voltage		1.425 to 1.575	1.425 to 1.575	V
	1.8 V DC supply voltage		1.7 to 1.9	1.7 to 1.9	V
	2.5 V DC supply voltage		2.3 to 2.7	2.3 to 2.7	V
	3.3 V DC supply voltage LVDS/BLVDS/M-LVDS differential I/O		3.0 to 3.6	3.0 to 3.6	V
			2.375 to 2.625	2.375 to 2.625	V
	LVPECL differential I/O		3.0 to 3.6	3.0 to 3.6	V

Table 3-2 • Recommended Operating Conditions

Notes:

1. The ranges given here are for power supplies only. The recommended input voltage ranges specific to each I/O standard are given in Table 3-14 on page 3-15. VMV and V_{CCI} should be at the same voltage within a given I/O bank.

2. All parameters representing voltages are measured with respect to GND unless otherwise specified.

3. V_{PUMP} can be left floating during operation (not programming mode).

Table 3-3 • Flash Programming Limits - Retention, Storage and Operating Temperature¹

Product Grade	Programming Cycles	Program Retention (Biased/Unbiased)	Maximum Storage Temperature T _{STG} (°C) ²	Maximum Operating Junctior Temperature T _J (°C) ²	
Commercial	500	20 years	110	110	
Industrial	500	20 years	110	110	

Notes:

1. This is a stress rating only, functional operation at any other condition other than those indicates is not implied.

2. These limits apply for program/data retention only. Refer to tables 3-1 and 3-2 for device operating conditions and absolute limits.

Table 3-4 • Overshoot and Undershoot Limits (as measured on quiet I/Os)¹

V _{CCI} and VMV	Average V _{CCI} -GND Overshoot or Undershoot Duration as Percentage of Clock Cycle ²	Maximum Overshoot/ Undershoot ²
2.7 V or less	10%	1.4 V
	5%	1.49 V
3 V	10%	1.1 V
	5%	1.19 V
3.3 V	10%	0.79 V
	5%	0.88 V
3.6 V	10%	0.45 V
	5%	0.54 V

Notes:

1. Based on reliability requirements at 85°C.

2. The duration is allowed at one cycle out of six clock cycles (estimated SSO density over cycles). If the overshoot/undershoot occurs at one out of two cycles, then the maximum overshoot/undershoot has to be reduced by 0.15 V.



I/O Power-Up and Supply Voltage Thresholds for Power-On Reset (Commercial and Industrial)

Sophisticated power-up management circuitry is designed into every ProASIC3 device. These circuits ensure easy transition from the powered-off state to the powered-up state of the device. The many different supplies can power-up in any sequence with minimized current spikes or surges. In addition, the I/O will be in a known state through the power-up sequence. The basic principle is shown in Figure 3-1.

There are five regions to consider during power-up.

ProASIC3 I/Os are activated only if ALL of the following three conditions are met:

- 1. V_{CC} and V_{CCI} are above the minimum specified trip points (Figure 3-1).
- 2. $V_{CCI} > V_{CC} 0.75 V$ (Typical).
- 3. Chip is in the operating mode.

V_{CCI} Trip Point:

Ramping up: 0.6 V < trip_point_up < 1.2 V Ramping down: 0.5 V < trip_point_down < 1.1 V

V_{CC} Trip Point:

Ramping up: 0.6 V < trip_point_up < 1.1 V

Ramping down: 0.5 V < trip_point_down < 1 V

 V_{CC} and V_{CCI} ramp-up trip points are about 100 mV higher than ramp-down trip points. This specifically built-in hysteresis prevents undesirable power-up oscillations and current surges. Note the following:

- During programming, I/Os become tristated and weakly pulled up to V_{CCI}.
- JTAG supply, PLL power supplies, and charge pump V_{PUMP} supply have no influence on I/O behavior.

Internal Power-Up Activation Sequence

- 1. Core
- 2. Input buffers
- 3. Output buffers, after 200 ns delay from input buffer activation.




Figure 3-1 • I/O State as a Function of V_{CCI} and V_{CC} Voltage Levels

Thermal Characteristics

Introduction

The temperature variable in the Actel Designer software refers to the junction temperature, not the ambient temperature. This is an important distinction because dynamic and static power consumption cause the chip junction to be higher than the ambient temperature.

EQ 3-1 can be used to calculate junction temperature.

$$T_J = Junction Temperature = \Delta T + T_A$$

EQ 3-1

Where $T_A = Ambient Temperature$

 ΔT = Temperature gradient between junction (silicon) and ambient ΔT = θ_{ja} * P

 θ_{ja} = Junction-to-ambient of the package. θ_{ja} numbers are located in Table 3-5.

P = Power dissipation

Package Thermal Characteristics

The device junction-to-case thermal resistivity is θ_{jc} and the junction-to-ambient air thermal resistivity is θ_{ja} . The thermal characteristics for θ_{ja} are shown for two air flow rates. The absolute maximum junction temperature is 110°C. EQ 3-2 shows a sample calculation of the absolute maximum power dissipation allowed for a 484-pin FBGA package at commercial temperature and still air.

Maximum Power Allowed =
$$\frac{\text{Max. junction temp. (°C)} - \text{Max. ambient temp. (°C)}}{\theta_{ja}(°C/W)} = \frac{150°C - 70°C}{20.5°C/W} = 3.90 \text{ W}$$

EQ 3-2

Table 3-5 • Package Thermal Resistivities

			$ heta_{ja}$			
Package Type	Pin Count	θ_{jc}	Still Air	200 ft./min.	500 ft./min.	Units
Quad Flat No Lead (QFN)	132	13.2	28.9	24.6	23.1	C/W
Very Thin Quad Flat Pack (VQFP)	100	10.0	35.3	29.4	27.1	C/W
Thin Quad Flat Pack (TQFP)	144	11.0	33.5	28.0	25.7	C/W
Plastic Quad Flat Package (PQFP)	208	8.0	26.1	22.5	20.8	C/W
Plastic Quad Flat Package (PQFP) with embedded heat spreader	208	3.8	16.2	13.3	11.9	C/W
Fine Pitch Ball Grid Array (FBGA)	144	3.8	26.9	22.9	21.5	C/W
	256	3.8	26.6	22.8	21.5	C/W
	484	3.2	20.5	17.0	15.9	C/W

Temperature and Voltage Derating Factors

Table 3-6 • Temperature and Voltage Derating Factors for Timing Delays (Normalized to $T_J = 70^{\circ}$ C, $V_{CC} = 1.425$ V)

Array Voltage V _{CC}			Junction Tem	perature (°C)		
(V)	–40°C	0°C	25°C	70°C	85°C	110°C
1.425	0.88	0.93	0.95	1.00	1.02	1.05
1.500	0.83	0.87	0.89	0.94	0.96	0.98
1.575	0.80	0.84	0.86	0.91	0.92	0.95



Calculating Power Dissipation

Quiescent Supply Current

Table 3-7 • Quiescent Supply Current Characteristics

	A3P030	A3P060	A3P125	A3P250	A3P400	A3P600	A3P1000
Typical (25°C)	2 mA	2 mA	2 mA	3 mA	3 mA	5 mA	8 mA
Maximum (Commercial)	10 mA	10 mA	10 mA	20 mA	20 mA	30 mA	50 mA
Maximum (Industrial)	15 mA	15 mA	15 mA	30 mA	30 mA	45 mA	75 mA

Notes:

1. I_{DD} Includes V_{CC} , V_{PUMP} , V_{CCl} , and VMV currents. Values do not include I/O static contribution, which is shown in Table 3-8 and Table 3-9 on page 3-6.

2. –F speed grade devices may experience higher standby I_{DD} of up to five times the standard I_{DD} and higher I/O leakage.

Power Per I/O Pin

Table 3-8 • Summary of I/O Input Buffer Power (Per Pin) – Default I/O Software Settings

VMV (V)	Static Power P _{DC2} (mW) ¹	Dynamic Power P _{AC9} (µW/MHz) ²	
3.3	-	16.69	
2.5	_	5.12	
1.8	-	2.13	
1.5	-	1.45	
3.3	_	18.11	
3.3	_	18.11	
	•		
2.5	2.26	1.20	
3.3	5.72	1.87	
	(V) 3.3 2.5 1.8 1.5 3.3 3.3 2.5	(V) P _{DC2} (mW) ¹ 3.3 - 2.5 - 1.8 - 1.5 - 3.3 - 3.3 - 3.3 - 2.5 2.5	

Notes:

1. P_{DC2} is the static power (where applicable) measured on VMV.

2. P_{AC9} is the total dynamic power measured on V_{CC} and VMV.

Table 3-9Summary of I/O Output Buffer Power (Per Pin) – Default I/O Software Settings1Applicable to Advanced I/O Banks

	C _{LOAD} (pF)	V _{CCI} (V)	Static Power P _{DC3} (mW) ²	Dynamic Power P _{AC10} (µW/MHz) ³
Single-Ended				
3.3 V LVTTL / 3.3 V LVCMOS	35	3.3	-	468.67
2.5 V LVCMOS	35	2.5	-	267.48
1.8 V LVCMOS	35	1.8	_	149.46
1.5 V LVCMOS (JESD8-11)	35	1.5	-	103.12
3.3 V PCI	10	3.3	-	201.02
3.3 V PCI-X	10	3.3	-	201.02
Differential		•	•	•
LVDS	-	2.5	7.74	88.92
LVPECL	-	3.3	19.54	166.52

Notes:

1. Dynamic power consumption is given for standard load and software default drive strength and output slew.

2. 2. P_{DC3} is the static power (where applicable) measured on V_{CCI} .

3. 3. P_{AC10} is the total dynamic power measured on V_{CC} and V_{CCI} .

Table 3-10 • Summary of I/O Output Buffer Power (Per Pin) – Default I/O Software Settings¹ Applicable to Standard+ I/O Banks

	C _{LOAD} (pF)	V _{CCI} (V)	Static Power P _{DC3} (mW) ²	Dynamic Power P _{AC10} (µW/MHz) ³
Single-Ended	•	•	•	
3.3 V LVTTL / 3.3 V LVCMOS	35	3.3	_	452.67
2.5 V LVCMOS	35	2.5	-	258.32
1.8 V LVCMOS	35	1.8	-	133.59
1.5 V LVCMOS (JESD8-11)	35	1.5	_	92.84
3.3 V PCI	10	3.3	-	184.92
3.3 V PCI-X	10	3.3	-	184.92

Notes:

1. Dynamic power consumption is given for standard load and software default drive strength and output slew.

2. P_{DC3} is the static power (where applicable) measured on V_{CCI} .

3. P_{AC10} is the total dynamic power measured on V_{CC} and V_{CCI} .



Power Consumption of Various Internal Resources

Parameter	Definition	Device Specific Dynamic Power (µW/MHz)							
		A3P030	A3P060	A3P125	A3P250	A3P400	A3P600	A3P1000	
P _{AC1}	Clock contribution of a Global Rib	1.80	1.80	3.53	3.53	5.27	5.27	6.98	
P _{AC2}	Clock contribution of a Global Spine	0.41	0.81	0.81	1.58	1.35	1.85	2.48	
P _{AC3}	Clock contribution of a VersaTile row		•	•	0.81	•	•		
P _{AC4}	Clock contribution of a VersaTile used as a sequential module				0.12				
P _{AC5}	First contribution of a VersaTile used as a sequential module		0.07						
P _{AC6}	Second contribution of a VersaTile used as a sequential module	0.29							
P _{AC7}	Contribution of a VersaTile used as a combinatorial Module		0.29						
P _{AC8}	Average contribution of a routing net		0.70						
P _{AC9}	Contribution of an I/O input pin (standard dependent)		See Table 3-8 on page 3-5.						
P _{AC10}	Contribution of an I/O output pin (standard dependent)		See Table 3-9 and Table 3-10 on page 3-6.						
P _{AC11}	Average contribution of a RAM block during a read operation	25.00							
P _{AC12}	Average contribution of a RAM block during a write operation	30.00							
P _{AC13}	First contribution of a PLL				4.00				
P _{AC14}	Second contribution of a PLL				2.00				

Note: *For a different output load, drive strength, or slew rate, Actel recommends using the Actel Power spreadsheet calculator or SmartPower tool in Libero IDE software.

Power Calculation Methodology

The section below describes a simplified method to estimate power consumption of an application. For more accurate and detailed power estimations, use the SmartPower tool in Actel Libero IDE software.

The power calculation methodology described below uses the following variables:

- The number of PLLs as well as the number and the frequency of each output clock generated
- The number of combinatorial and sequential cells used in the design
- The internal clock frequencies
- The number and the standard of I/O pins used in the design
- The number of RAM blocks used in the design
- Toggle rates of I/O pins as well as VersaTiles—guidelines are provided in Table 3-12 on page 3-10
- Enable rates of output buffers—guidelines are provided for typical applications in Table 3-13 on page 3-10
- Read rate and write rate to the memory—guidelines are provided for typical applications in Table 3-13 on page 3-10. The calculation should be repeated for each clock domain defined in the design.

Methodology

Total Power Consumption—P_{TOTAL}

 $P_{TOTAL} = P_{STAT} + P_{DYN}$

P_{STAT} is the total static power consumption.

P_{DYN} is the total dynamic power consumption.

Total Static Power Consumption—P_{STAT}

 $P_{STAT} = P_{DC1} + N_{INPUTS} * P_{DC2} + N_{OUTPUTS} * P_{DC3}$

N_{INPUTS} is the number of I/O input buffers used in the design.

N_{OUTPUTS} is the number of I/O output buffers used in the design.

Total Dynamic Power Consumption—PDYN

 $P_{DYN} = P_{CLOCK} + P_{S-CELL} + P_{C-CELL} + P_{NET} + P_{INPUTS} + P_{OUTPUTS} + P_{MEMORY} + P_{PLL} + P_{AC4}$

Global Clock Contribution—P_{CLOCK}

 $P_{CLOCK} = (P_{AC1} + N_{SPINE} * P_{AC2} + N_{ROW} * P_{AC3} + N_{S-CELL} * P_{AC4}) * F_{CLK}$

N_{SPINE} is the number of global spines used in the user design—guideline are provided in Table 3-12 on page 3-10. N_{ROW} is the number of VersaTile rows used in the design—guidelines are provided in Table 3-12 on page 3-10.

F_{CLK} is the global clock signal frequency.

N_{S-CELL} is the number of VersaTiles used as sequential modules in the design.

 P_{AC1} , P_{AC2} , P_{AC3} , and P_{AC4} are device dependent.

Sequential Cells Contribution—P_{S-CELL}

 $P_{S-CELL} = N_{S-CELL} * (P_{AC5} + \alpha_1/2 * P_{AC6}) * F_{CLK}$

N_{S-CELL} is the number of VersaTiles used as sequential modules in the design. When a multi-tile sequential cell is used, it should be accounted for as 1.

 α_1 is the toggle rate of VersaTile outputs—guidelines are provided in Table 3-12 on page 3-10.

F_{CLK} is the global clock signal frequency.



Combinational Cells Contribution—P_{C-CELL}

 $P_{C-CELL} = N_{C-CELL} * \alpha 1/2 * P_{AC7} * F_{CLK}$

N_{C-CELL} is the number of VersaTiles used as combinatorial modules in the design.

 α_1 is the toggle rate of VersaTile outputs—guidelines are provided in Table 3-12 on page 3-10.

F_{CLK} is the global clock signal frequency.

Routing Net Contribution—P_{NET}

 $\mathsf{P}_{\mathsf{NET}} = (\mathsf{N}_{\mathsf{S}\text{-}\mathsf{CELL}} + \mathsf{N}_{\mathsf{C}\text{-}\mathsf{CELL}}) * \alpha_1 / 2 * \mathsf{P}_{\mathsf{AC8}} * \mathsf{F}_{\mathsf{CLK}}$

N_{S-CELL} is the number VersaTiles used as sequential modules in the design.

N_{C-CELL} is the number of VersaTiles used as combinatorial modules in the design.

 α_1 is the toggle rate of VersaTile outputs—guidelines are provided in Table 3-12 on page 3-10.

F_{CLK} is the global clock signal frequency.

I/O Input Buffer Contribution—PINPUTS

 $\mathsf{P}_{\mathsf{INPUTS}} = \mathsf{N}_{\mathsf{INPUTS}} * \alpha_2/2 * \mathsf{P}_{\mathsf{AC9}} * \mathsf{F}_{\mathsf{CLK}}$

 $N_{\mbox{\scriptsize INPUTS}}$ is the number of I/O input buffers used in the design.

 $lpha_2$ is the I/O buffer toggle rate—guidelines are provided in Table 3-12 on page 3-10.

F_{CLK} is the global clock signal frequency.

I/O Output Buffer Contribution—POUTPUTS

 $P_{OUTPUTS} = N_{OUTPUTS} * \alpha_2/2 * \beta_1 * P_{AC10} * F_{CLK}$

N_{OUTPUTS} is the number of I/O output buffers used in the design.

 $lpha_2$ is the I/O buffer toggle rate—guidelines are provided in Table 3-12 on page 3-10.

 β_1 is the I/O buffer enable rate—guidelines are provided in Table 3-13 on page 3-10.

F_{CLK} is the global clock signal frequency.

RAM Contribution—P_{MEMORY}

 $P_{MEMORY} = P_{AC11} * N_{BLOCKS} * F_{READ-CLOCK} * \beta_2 + P_{AC12} * N_{BLOCK} * F_{WRITE-CLOCK} * \beta_3$

N_{BLOCKS} is the number RAM blocks used in the design.

F_{READ-CLOCK} is the memory read clock frequency.

 β_2 is the RAM enable rate for read operations.

F_{WRITE-CLOCK} is the memory write clock frequency.

 β_3 the RAM enable rate for write operations—guidelines are provided in Table 3-13 on page 3-10.

PLL/CCC Contribution—PPLL

 $P_{PLL} = P_{AC13} * F_{CLKIN} + \Sigma P_{AC14} * F_{CLKOUT}$

F_{CLKIN} is the input clock frequency.

F_{CLKOUT} is the output clock frequency.¹

^{1.} The PLL dynamic contribution depends on the input clock frequency, the number of output clock signals generated by the PLL, and the frequency of each output clock. If a PLL is used to generate more than one output clock, include each output clock in the formula by adding its corresponding contribution ($P_{AC14} * F_{CLKOUT}$ product) to the total PLL contribution.

Guidelines

Toggle Rate Definition

A toggle rate defines the frequency of a net or logic element relative to a clock. It is a percentage. If the toggle rate of a net is 100%, this means that this net switches at half the clock frequency. Below are some examples:

- The average toggle rate of a shift-register is 100% because all flip-flop outputs toggle at half of the clock frequency.
- The average toggle rate of an 8-bit counter is 25%:
 - Bit 0 (LSB) = 100%
 - Bit 1 = 50%

- Bit 2 = 25%
- ...
- Bit 7 (MSB) = 0.78125%
- The average toggle rate is = (100% + 50% + 25% + 12.5% + ... 0.78125%) / 8.

Enable Rate Definition

Output enable rate is the average percentage of time during which tristate outputs are enabled. When nontristate output buffers are used, the enable rate should be 100%.

Table 3-12 •	Toggle Rate Guidelines Recommended for Power Calculation
	roggie nate dulacines neconinienaeu for rower calculation

Component	Definition	Guideline
α_1	Toggle rate of VersaTile outputs	10%
α ₂	I/O buffer toggle rate	10%

Table 3-13 • Enable Rate Guidelines Recommended for Power Calculation

Component	Definition	Guideline			
β1	I/O output buffer enable rate	100%			
β2	RAM enable rate for read operations	12.5%			
β ₃	RAM enable rate for write operations	12.5%			



User I/O Characteristics

Timing Model




Figure 3-2 • Timing Model Operating Conditions: –2 Speed, Commercial Temperature Range (T_J = 70°C), Worst Case V_{CC} = 1.425 V




Figure 3-3 • Input Buffer Timing Model and Delays (example)






Figure 3-4 • Output Buffer Model and Delays (example)




Figure 3-5 • Tristate Output Buffer Timing Model and Delays (example)

Overview of I/O Performance

Summary of I/O DC Input and Output Levels – Default I/O Software Settings

Table 3-14 • Summary of Maximum and Minimum DC Input and Output Levels Applicable to Commercial and Industrial Conditions

	Drive	Slew		V _{IL}	V _{IH}	I	V _{OL}	V _{OH}	I _{OL}	I _{ОН}
I/O Standard	Strength	Rate	Min, V	Max, V	Min, V	Max, V	Max, V	Min, V	mA	mA
3.3 V LVTTL / 3.3 V LVCMOS	12 mA	High	-0.3	0.8	2	3.6	0.4	2.4	12	12
2.5 V LVCMOS	12 mA	High	-0.3	0.7	1.7	3.6	0.7	1.7	12	12
1.8 V LVCMOS	12 mA	High	-0.3	0.35 * V _{CCI}	0.65 * V _{CCI}	3.6	0.45	V _{CCI} -0.45	12	12
1.5 V LVCMOS	12 mA	High	-0.3	0.30 * V _{CCI}	0.7 * V _{CCI}	3.6	0.25 * V _{CCI}	0.75 * V _{CCI}	12	12
3.3 V PCI					Per PCI specifi	cations				
3.3 V PCI-X				Р	er PCI-X speci	fications				

Applicable to Advanced I/O Banks

Notes:

1. Currents are measured at 85°C junction temperature.

2. V_{IH} is applied when hot-swap is applied.

3. A3P030 only supports hot-swap.

Table 3-15 • Summary of Maximum and Minimum DC Input and Output Levels Applicable to Commercial and Industrial Conditions Applicable to Standard+ I/O Banks

	Drive	Slew		V _{IL}	V _{IH}		V _{OL}	V _{OH}	I _{OL}	I _{OH}
I/O Standard	Strength	Rate	Min, V	Max, V	Min, V	Max, V	Max, V	Min, V	mA	mA
3.3 V LVTTL / 3.3 V LVCMOS	12 mA	High	-0.3	0.8	2	3.6	0.4	2.4	12	12
2.5 V LVCMOS	12 mA	High	-0.3	0.7	1.7	3.6	0.7	1.7	12	12
1.8 V LVCMOS	8 mA	High	-0.3	0.35 * V _{CCI}	0.65 * V _{CCI}	3.6	0.45	V _{CCI} -0.45	8	8
1.5 V LVCMOS	4 mA	High	-0.3	0.30 * V _{CCI}	0.7 * V _{CCI}	3.6	0.25 * V _{CCI}	0.75 * V _{CCI}	4	4
3.3 V PCI		Per PCI specifications								
3.3 V PCI-X				Р	er PCI-X specif	ications				

Notes:

1. Currents are measured at 85°C junction temperature.

2. V_{IH} is applied when hot-swap is applied.

3. A3P030 only supports hot-swap.

	Comm	ercial ¹	Industrial ²				
	I _{IL}	I _{IH}	IIL	I _{IH}			
DC I/O Standards	μA	μΑ	μΑ	μΑ			
3.3 V LVTTL /3.3V LVCMOS	10	10	15	15			
2.5 V LVCMOS	10	10	15	15			
1.8 V LVCMOS	10	10	15	15			
1.5 V LVCMOS	10	10	15	15			
3.3 V PCI	10	10	15	15			
3.3 V PCI-X	10	10	15	15			

Table 3-16 • Summary of Maximum and Minimum DC Input Levels Applicable to Commercial and Industrial Conditions

Notes:

1. Commercial range (0°C < T_J < 70°C)

2. Industrial range (-40°C < T_J < 85°C)

Summary of I/O Timing Characteristics – Default I/O Software Settings

Table 3-17 Summary of AC Measuring Points

Standard	Measuring Trip Point (V _{trip})
3.3 V LVTTL / 3.3 V LVCMOS	1.4 V
2.5 V LVCMOS	1.2 V
1.8 V LVCMOS	0.90 V
1.5 V LVCMOS	0.75 V
3.3 V PCI	0.285 * V _{CCI} (RR)
	0.615 * V _{CCI} (FF)
3.3 V PCI-X	0.285 * V _{CCI} (RR)
	0.615 * V _{CCI} (FF)

Table 3-18 • I/O AC Parameter Definitions

Parameter	Parameter Definition
t _{DP}	Data to Pad delay through the Output Buffer
t _{PY}	Pad to Data delay through the Input Buffer
t _{DOUT}	Data to Output Buffer delay through the I/O interface
t _{EOUT}	Enable to Output Buffer Tristate Control delay through the I/O interface
t _{DIN}	Input Buffer to Data delay through the I/O interface
t _{HZ}	Enable to Pad delay through the Output Buffer—high to Z
t _{ZH}	Enable to Pad delay through the Output Buffer—Z to high
t _{LZ}	Enable to Pad delay through the Output Buffer—low to Z
t _{ZL}	Enable to Pad delay through the Output Buffer—Z to low
t _{ZHS}	Enable to Pad delay through the Output Buffer with delayed enable—Z to high
t _{ZLS}	Enable to Pad delay through the Output Buffer with delayed enable—Z to low



Table 3-19 • Summary of I/O Timing Characteristics—Software Default Settings

–2 Speed Grade, Commercial-Case Conditions: T_J = 70°C, Worst Case V_{CC} = 1.425 V, Worst Case V_{CCI} = 3.0 V Advanced I/O Banks

		-	1	r	r											
I/O Standard	Drive Strength (mA)	Slew Rate	Capacitive Load (pF)	External Resistor	tpour	top	t _{DIN}	tpy	teour	tzı	tZH	tız	t _{HZ}	t _{zLS}	tzHS	Units
3.3 V LVTTL / 3.3 V LVCMOS	12 mA	High	35 pF	-	0.49	2.64	0.03	0.76	0.32	2.69	2.11	2.40	2.68	4.36	3.78	ns
2.5 V LVCMOS	12 mA	High	35pF	-	0.49	2.66	0.03	0.98	0.32	2.71	2.56	2.47	2.57	4.38	4.23	ns
1.8 V LVCMOS	12 mA	High	35pF	-	0.49	2.64	0.03	0.91	0.32	2.69	2.27	2.76	3.05	4.36	3.94	ns
1.5 V LVCMOS	12 mA	High	35pF	-	0.49	3.05	0.03	1.07	0.32	3.10	2.67	2.95	3.14	4.77	4.34	ns
3.3 V PCI	Per PCI specification	High	10pF	25 ²	0.49	2.00	0.03	0.65	0.32	2.04	1.46	2.40	2.68	3.71	3.13	ns
3.3 V PCI-X	Per PCI-X specification	High	10pF	25 ²	0.49	2.00	0.03	0.65	0.32	2.04	1.46	2.40	2.68	3.71	3.13	ns
LVDS	24 mA	High	-	-	0.49	1.37	0.03	1.20	-	-	-	—	-	-	-	ns
LVPECL	24 mA	High	_	-	0.49	1.34	0.03	1.05	—	-	_	_	_	_	-	ns

Notes:

1. For specific junction temperature and voltage-supply levels, refer to Table 3-6 on page 3-4 for derating values.

2. Resistance is used to measure I/O propagation delays as defined in PCI specifications. See Figure 3-10 on page 3-42 for connectivity. This resistor is not required during normal operation.

Table 3-20 • Summary of I/O Timing Characteristics—Software Default Settings

-2 Speed Grade, Commercial-Case Conditions: T_J = 70°C, Worst Case V_{CC} = 1.425 V, Worst Case V_{CCI} = 3.0 V Standard+ I/O Banks

I/O Standard	Drive Strength (mA)	Slew Rate	Capacitive Load (pF)	External Resistor	tроит	top	t _{DIN}	t _{PY}	tеоит	t _{zı}	tZН	t _{LZ}	t _{HZ}	t _{zus}	t _{zHS}	Units
3.3 V LVTTL / 3.3 V LVCMOS	12 mA	High	35 pF	-	0.49	2.36	0.03	0.75	0.32	2.40	1.93	2.08	2.41	4.07	3.60	ns
2.5 V LVCMOS	12 mA	High	35pF	_	0.49	2.39	0.03	0.97	0.32	2.44	2.35	2.11	2.32	4.11	4.02	ns
1.8 V LVCMOS	8 mA	High	35pF	1	0.49	3.03	0.03	0.90	0.32	2.87	3.03	2.19	2.32	4.54	4.70	ns
1.5 V LVCMOS	4 mA	High	35pF	1	0.49	3.61	0.03	1.06	0.32	3.35	3.61	2.26	2.34	5.02	5.28	ns
3.3 V PCI	Per PCI specification	High	10pF	25 ²	0.49	1.72	0.03	0.64	0.32	1.76	1.27	2.08	2.41	3.42	2.94	ns
3.3 V PCI-X	Per PCI-X specification	High	10pF	25 ²	0.49	1.72	0.03	0.64	0.32	1.76	1.27	2.08	2.41	3.42	2.94	ns

Notes:

1. For specific junction temperature and voltage-supply levels, refer to Table 3-6 on page 3-4 for derating values.

2. Resistance is used to measure I/O propagation delays as defined in PCI specifications. See Figure 3-10 on page 3-42 for connectivity. This resistor is not required during normal operation.

Detailed I/O DC Characteristics

Table 3-21Input Capacitance

Symbol	Definition	Conditions	Min.	Max.	Units
C _{IN}	Input Capacitance	V _{IN} = 0, f = 1.0 MHz		8	pF
C _{INCLK}	Input Capacitance on the clock pin	V _{IN} = 0, f = 1.0 MHz		8	pF

Table 3-22 • I/O Output Buffer Maximum Resistances¹ Applicable to Advanced I/O Banks

		R _{PULL-DOWN}	R _{PULL-UP}	
Standard	Drive Strength	(Ω) ²	(Ω) ³	
3.3 V LVTTL/ 3.3 V LVCMOS	2 mA	100	300	
	4 mA	100	300	
	6 mA	50	150	
	8 mA	50	150	
	12 mA	25	75	
	16 mA	17	50	
	24 mA	11	33	
2.5 V LVCMOS	2 mA	100	200	
	4 mA	100	200	
	6 mA	50	100	
	8 mA	50	100	
	12 mA	25	50	
	16 mA	20	40	
	24 mA	11	22	
1.8 V LVCMOS	2 mA	200	225	
	4 mA	100	112	
	6 mA	50	56	
	8 mA	50	56	
	12 mA	20	22	
	16 mA	20	22	
1.5 V LVCMOS	2 mA	200	224	
	4 mA	100	112	
	6 mA	67	75	
	8 mA	33	37	
	12 mA	33	37	
3.3 V PCI/PCI-X	Per PCI/PCI-X specification	25	75	

Notes:

1. These maximum values are provided for informational reasons only. Minimum output buffer resistance values depend on V_{CC}, drive strength selection, temperature, and process. For board design considerations and detailed output buffer resistances, use the corresponding IBIS models located on the Actel website at http://www.actel.com/techdocs/models/ibis.html.

2. R_(PULL-DOWN-MAX) = (V_{OLspec}) / I_{OLspec}

3. R_(PULL-UP-MAX) = (V_{CCImax} - V_{OHspec}) / I_{OHspec}



Table 3-23 I/O Output Buffer Maximum Resistances¹ Applicable to Standard+ I/O Banks

		R _{PULL-DOWN}	R _{PULL-UP}
Standard	Drive Strength	(Ω) ²	(Ω) ³
3.3 V LVTTL / 3.3 V LVCMOS	2 mA	100	300
	4 mA	100	300
	6 mA	50	150
	8 mA	50	150
	12 mA	25	75
	16 mA	25	75
2.5 V LVCMOS	2 mA	100	200
	4 mA	100	200
	6 mA	50	100
	8 mA	50	100
	12 mA	25	50
1.8 V LVCMOS	2 mA	200	225
	4 mA	100	112
	6 mA	50	56
	8 mA	50	56
1.5 V LVCMOS	2 mA	200	224
	4 mA	100	112
3.3 V PCI/PCI-X	Per PCI/PCI-X specification	25	75

Notes:

 These maximum values are provided for informational reasons only. Minimum output buffer resistance values depend on V_{CC}, drive strength selection, temperature, and process. For board design considerations and detailed output buffer resistances, use the corresponding IBIS models located on the Actel website at http://www.actel.com/techdocs/models/ibis.html.

2. R_(PULL-DOWN-MAX) = (V_{OLspec}) / I_{OLspec}

3. R_(PULL-UP-MAX) = (V_{CCImax} - V_{OHspec}) / I_{OHspec}

Table 3-24I/O Weak Pull-Up/Pull-Down ResistancesMinimum and Maximum Weak Pull-Up/Pull-Down Resistance Values

	R _{(WEAK}	PULL-UP) ¹ Ω)	R _(WEAK PULL-DOWN) ² (Ω)			
V _{CCI}	Min.	Max.	Min.	Max.		
3.3 V	10 k	45 k	10 k	45 k		
2.5 V	11 k	55 k	12 k	74 k		
1.8 V	18 k	70 k	17 k	110 k		
1.5 V	19 k	90 k	19 k	140 k		

Notes:

1. R_(WEAK PULL-UP-MAX) = (V_{OLspec}) / I_(WEAK PULL-UP-MIN)

2. R_(WEAK PULL-UP-MAX) = (V_{CCImax} - V_{OHspec}) / I_(WEAK PULL-UP-MIN)

Table 3-25 I/O Short Currents I_{OSH}/I_{OSL} Applicable to Advanced I/O Banks

	Drive Strength	I _{OSH} (mA)*	l _{OSL} (mA)*
3.3 V LVTTL / 3.3 V LVCMOS	2 mA	27	25
	4 mA	27	25
	6 mA	54	51
	8 mA	54	51
	12 mA	109	103
	16 mA	127	132
	24 mA	181	268
3.3 V LVCMOS	2 mA	27	25
	4 mA	27	25
	6 mA	54	51
	8 mA	54	51
	12 mA	109	103
	16 mA	127	132
	24 mA	181	268
2.5 V LVCMOS	2 mA	18	16
	4 mA	18	16
	6 mA	37	32
	8 mA	37	32
	12 mA	74	65
	16 mA	87	83
	24 mA	124	169
1.8 V LVCMOS	2 mA	11	9
	4 mA	22	17
	6 mA	44	35
	8 mA	51	45
	12 mA	74	91
	16 mA	74	91
1.5 V LVCMOS	2 mA	16	13
	4 mA	33	25
	6 mA	39	32
	8 mA	55	66
	12 mA	55	66
3.3 V PCI/PCI-X	Per PCI/PCI-X specification	109	103

*Note: *TJ* = 100°C

Table 3-26 • I/O Short Currents I_{OSH}/I_{OSL} Applicable to Standard+ I/O Banks

	Drive Strength	l _{OSH} (mA)*	l _{OSL} (mA)*
3.3 V LVTTL / 3.3 V LVCMOS	2 mA	27	25
	4 mA	27	25
	6 mA	54	51
	8 mA	54	51
	12 mA	109	103
	16 mA	109	103
2.5 V LVCMOS	2 mA	18	16
	4 mA	18	16
	6 mA	37	32
	8 mA	37	32
	12 mA	74	65
1.8 V LVCMOS	2 mA	11	9
	4 mA	22	17
	6 mA	44	35
	8 mA	44	35
1.5 V LVCMOS	2 mA	16	13
	4 mA	33	25
3.3 V PCI/PCI-X	Per PCI/PCI-X specification	109	103

*Note: *T*_{*J*} = 100°C

The length of time an I/O can withstand I_{OSH}/I_{OSL} events depends on the junction temperature. The reliability data below is based on a 3.3 V, 12 mA I/O setting, which is the worst case for this type of analysis.

For example, at 110°C, the short current condition would have to be sustained for more than three months to cause a reliability concern. The I/O design does not contain any short circuit protection, but such protection would only be needed in extremely prolonged stress conditions.

Temperature	Time Before Failure	
-40°C	> 20 years	
0°C	> 20 years	
25°C	> 20 years	
70°C	5 years	
85°C	2 years	
100°C	6 months	
110°C	3 months	

Table 3-28 • I/O Input Rise Time, Fall Time, and Related I/O Reliability

Input Buffer	Input Rise/Fall Time (Min.)	Input Rise/fall Time (Max.)	Reliability
LVTTL/LVCMOS	No requirement	10 ns [*]	20 years (110°C)
LVDS/BLVDS.M-LVDS/LVPECL	No requirement	10 ns [*]	10 years (100°C)

Note: *The maximum input rise/fall time is related to the noise induced into the input buffer trace. If the noise is low, then the rise time and fall time of input buffers, when Schmitt trigger is disabled, can be increased beyond the maximum value. The longer the rise/ fall times, the more susceptible the input signal is to the board noise. Actel recommends signal integrity evaluation/ characterization of the system to ensure that there is no excessive noise coupling into input signals.

Single-Ended I/O Characteristics

3.3 V LVTTL / 3.3 V LVCMOS

Low-Voltage Transistor-Transistor Logic (LVTTL) is a general purpose standard (EIA/JESD) for 3.3 V applications. It uses an LVTTL input buffer and push-pull output buffer.

Table 3-29 • Minimum and Maximum DC Input and Output Levels Applicable to Advanced I/O Banks

3.3 V LVTTL / 3.3 V LVCMOS		V _{IL}	VII	4	V _{OL}	V _{OH}	I _{OL}	I _{ОН}	I _{OSL}	I _{оsн}	IIL	IIH
Drive Strength	Min, V	Max, V	Min, V	Max, V	Max, V	Min, V	mA	mA	Max, mA ¹	Max, mA ¹	μA²	μA²
2 mA	-0.3	0.8	2	3.6	0.4	2.4	2	2	27	25	10	10
4 mA	-0.3	0.8	2	3.6	0.4	2.4	4	4	27	25	10	10
6 mA	-0.3	0.8	2	3.6	0.4	2.4	6	6	54	51	10	10
8 mA	-0.3	0.8	2	3.6	0.4	2.4	8	8	54	51	10	10
12 mA	-0.3	0.8	2	3.6	0.4	2.4	12	12	109	103	10	10
16 mA	-0.3	0.8	2	3.6	0.4	2.4	16	16	127	132	10	10
24 mA	-0.3	0.8	2	3.6	0.4	2.4	24	24	181	268	10	10

Notes:

1. Currents are measured at high temperature (100°C junction temperature) and maximum voltage.

2. Currents are measured at 85°C junction temperature.

3. Software default selection highlighted in gray.

Table 3-30Minimum and Maximum DC Input and Output LevelsApplicable to Standard+ I/O Banks

3.3 V LVTTL / 3.3 V LVCMOS		VIL	VII	1	V _{OL}	V _{OH}	I _{OL}	I _{ОН}	I _{OSL}	I _{OSH}	IIL	Іщ
Drive Strength	Min, V	Max, V	Min, V	Max, V	Max, V	Min, V	mA	mA	Max, mA ¹	Max, mA ¹	μA²	μA²
2 mA	-0.3	0.8	2	3.6	0.4	2.4	2	2	27	25	10	10
4 mA	-0.3	0.8	2	3.6	0.4	2.4	4	4	27	25	10	10
6 mA	-0.3	0.8	2	3.6	0.4	2.4	6	6	54	51	10	10
8 mA	-0.3	0.8	2	3.6	0.4	2.4	8	8	54	51	10	10
12 mA	-0.3	0.8	2	3.6	0.4	2.4	12	12	109	103	10	10
16 mA	-0.3	0.8	2	3.6	0.4	2.4	16	16	109	103	10	10

Notes:

1. Currents are measured at high temperature (100°C junction temperature) and maximum voltage.

2. Currents are measured at 85°C junction temperature.

3. Software default selection highlighted in gray.






Figure 3-6 • AC Loading

Table 3-31 • AC Waveforms, Measuring Points, and Capacitive Loads

Input Low (V)	Input High (V)	Measuring Point* (V)	C _{LOAD} (pF)
0	3.3	1.4	35

Note: *Measuring point = $V_{trip.}$ See Table 3-17 on page 3-16 for a complete table of trip points.

Timing Characteristics

Table 3-32 • 3.3 V LVTTL / 3.3 V LVCMOS Low Slew,

Commercial-Case Conditions: $T_J = 70^{\circ}$ C, Worst Case $V_{CC} = 1.425$ V, Worst Case $V_{CCI} = 3.0$ V Applicable to Advanced I/O Banks

Drive Strength (mA)	Speed Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{EOUT}	t _{zL}	t _{zH}	t _{LZ}	t _{HZ}	t _{ZLS}	t _{zHS}	Units
4 mA	—F	0.79	12.32	0.05	1.22	0.51	12.55	10.69	3.18	2.95	15.23	13.37	ns
	Std.	0.66	10.26	0.04	1.02	0.43	10.45	8.90	2.64	2.46	12.68	11.13	ns
	-1	0.56	8.72	0.04	0.86	0.36	8.89	7.57	2.25	2.09	10.79	9.47	ns
	-2	0.49	7.66	0.03	0.76	0.32	7.80	6.64	1.98	1.83	9.47	8.31	ns
6 mA	-F	0.79	8.74	0.05	1.22	0.51	8.90	7.55	3.58	3.65	11.59	10.23	ns
	Std.	0.66	7.27	0.04	1.02	0.43	7.41	6.28	2.98	3.04	9.65	8.52	ns
	-1	0.56	6.19	0.04	0.86	0.36	6.30	5.35	2.54	2.59	8.20	7.25	ns
	-2	0.49	5.43	0.03	0.76	0.32	5.53	4.69	2.23	2.27	7.20	6.36	ns
8 mA	-F	0.79	8.74	0.05	1.22	0.51	8.90	7.55	3.58	3.65	11.59	10.23	ns
	Std.	0.66	7.27	0.04	1.02	0.43	7.41	6.28	2.98	3.04	9.65	8.52	ns
	-1	0.56	6.19	0.04	0.86	0.36	6.30	5.35	2.54	2.59	8.20	7.25	ns
	-2	0.49	5.43	0.03	0.76	0.32	5.53	4.69	2.23	2.27	7.20	6.36	ns
12 mA	–F	0.79	6.70	0.05	1.22	0.51	6.83	5.85	3.85	4.10	9.51	8.54	ns
	Std.	0.66	5.58	0.04	1.02	0.43	5.68	4.87	3.21	3.42	7.92	7.11	ns
	-1	0.56	4.75	0.04	0.86	0.36	4.84	4.14	2.73	2.91	6.74	6.05	ns
	-2	0.49	4.17	0.03	0.76	0.32	4.24	3.64	2.39	2.55	5.91	5.31	ns
16 mA	–F	0.79	6.25	0.05	1.22	0.51	6.37	5.48	3.91	4.22	9.06	8.17	ns
	Std.	0.66	5.21	0.04	1.02	0.43	5.30	4.56	3.26	3.51	7.54	6.80	ns
	-1	0.56	4.43	0.04	0.86	0.36	4.51	3.88	2.77	2.99	6.41	5.79	ns
	-2	0.49	3.89	0.03	0.76	0.32	3.96	3.41	2.43	2.62	5.63	5.08	ns
24 mA	-F	0.79	5.83	0.05	1.22	0.51	5.93	5.46	3.98	4.67	8.62	8.15	ns
	Std.	0.66	4.85	0.04	1.02	0.43	4.94	4.54	3.32	3.88	7.18	6.78	ns
	-1	0.56	4.13	0.04	0.86	0.36	4.20	3.87	2.82	3.30	6.10	5.77	ns
	-2	0.49	3.62	0.03	0.76	0.32	3.69	3.39	2.48	2.90	5.36	5.06	ns



Table 3-33 • 3.3 V LVTTL / 3.3 V LVCMOS High Slew,

Commercial-Case Conditions: $T_J = 70^{\circ}$ C, Worst Case V _{CC} = 1.425 V, Worst Case V _{CCI} = 3.0 V
Applicable to Advanced I/O Banks

Drive Strength (mA)	Speed Grade												Units
		t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{EOUT}	t _{ZL}	t _{zH}	t _{LZ}	t _{HZ}	t _{ZLS}	t _{zHS}	Units
4 mA	–F	0.79	9.20	0.05	1.22	0.51	9.37	7.91	3.18	3.14	12.05	10.60	ns
	Std.	0.66	7.66	0.04	1.02	0.43	7.80	6.59	2.65	2.61	10.03	8.82	ns
	-1	0.56	6.51	0.04	0.86	0.36	6.63	5.60	2.25	2.22	8.54	7.51	ns
	-2	0.49	5.72	0.03	0.76	0.32	5.82	4.92	1.98	1.95	7.49	6.59	ns
6 mA	–F	0.79	5.89	0.05	1.22	0.51	6.00	4.89	3.59	3.85	8.69	7.57	ns
	Std.	0.66	4.91	0.04	1.02	0.43	5.00	4.07	2.99	3.20	7.23	6.31	ns
	-1	0.56	4.17	0.04	0.86	0.36	4.25	3.46	2.54	2.73	6.15	5.36	ns
	-2	0.49	3.66	0.03	0.76	0.32	3.73	3.04	2.23	2.39	5.40	4.71	ns
8 mA	-F	0.79	5.89	0.05	1.22	0.51	6.00	4.89	3.59	3.85	8.69	7.57	ns
	Std.	0.66	4.91	0.04	1.02	0.43	5.00	4.07	2.99	3.20	7.23	6.31	ns
	-1	0.56	4.17	0.04	0.86	0.36	4.25	3.46	2.54	2.73	6.15	5.36	ns
	-2	0.49	3.66	0.03	0.76	0.32	3.73	3.04	2.23	2.39	5.40	4.71	ns
12 mA	–F	0.79	4.24	0.05	1.22	0.51	4.32	3.39	3.86	4.30	7.01	6.08	ns
	Std.	0.66	3.53	0.04	1.02	0.43	3.60	2.82	3.21	3.58	5.83	5.06	ns
	-1	0.56	3.00	0.04	0.86	0.36	3.06	2.40	2.73	3.05	4.96	4.30	ns
	-2	0.49	2.64	0.03	0.76	0.32	2.69	2.11	2.40	2.68	4.36	3.78	ns
16 mA	–F	0.79	4.00	0.05	1.22	0.51	4.08	3.08	3.92	4.42	6.76	5.77	ns
	Std.	0.66	3.33	0.04	1.02	0.43	3.39	2.56	3.26	3.68	5.63	4.80	ns
	-1	0.56	2.83	0.04	0.86	0.36	2.89	2.18	2.77	3.13	4.79	4.08	ns
	-2	0.49	2.49	0.03	0.76	0.32	2.53	1.91	2.44	2.75	4.20	3.58	ns
24 mA	–F	0.79	3.69	0.05	1.22	0.51	3.76	2.54	3.99	4.88	6.45	5.23	ns
	Std.	0.66	3.08	0.04	1.02	0.43	3.13	2.12	3.32	4.06	5.37	4.35	ns
	-1	0.56	2.62	0.04	0.86	0.36	2.66	1.80	2.83	3.45	4.57	3.70	ns
	-2	0.49	2.30	0.03	0.76	0.32	2.34	1.58	2.48	3.03	4.01	3.25	ns

Notes:

1. Software default selection highlighted in gray.

Table 3-34 • 3.3 V LVTTL / 3.3 V LVCMOS Low Slew,

Commercial-Case Conditions: T_J = 70°C, Worst Case V_{CC} = 1.425 V, Worst Case V_{CCI} = 3.0 V Applicable to Standard+ I/O Banks

Drive Strength (mA)	Speed Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{EOUT}	t _{ZL}	t _{zH}	t _{LZ}	t _{HZ}	t _{ZLS}	t _{ZHS}	Units
4 mA	-F	0.79	11.63	0.05	1.20	0.51	11.84	10.12	2.74	2.65	14.53	12.81	ns
	Std.	0.66	9.68	0.04	1.00	0.43	9.86	8.42	2.28	2.21	12.09	10.66	ns
	-1	0.56	8.23	0.04	0.85	0.36	8.39	7.17	1.94	1.88	10.29	9.07	ns
	-2	0.49	7.23	0.03	0.75	0.32	7.36	6.29	1.70	1.65	9.03	7.96	ns
6 mA	–F	0.79	8.05	0.05	1.20	0.51	8.20	7.07	3.10	3.29	10.88	9.76	ns
	Std.	0.66	6.70	0.04	1.00	0.43	6.82	5.89	2.58	2.74	9.06	8.12	ns
	-1	0.56	5.70	0.04	0.85	0.36	5.80	5.01	2.20	2.33	7.71	6.91	ns
	-2	0.49	5.00	0.03	0.75	0.32	5.10	4.40	1.93	2.05	6.76	6.06	ns
8 mA	–F	0.79	8.05	0.05	1.20	0.51	8.20	7.07	3.10	3.29	10.88	9.76	ns
	Std.	0.66	6.70	0.04	1.00	0.43	6.82	5.89	2.58	2.74	9.06	8.12	ns
	-1	0.56	5.70	0.04	0.85	0.36	5.80	5.01	2.20	2.33	7.71	6.91	ns
	-2	0.49	5.00	0.03	0.75	0.32	5.10	4.40	1.93	2.05	6.76	6.06	ns
12 mA	–F	0.79	6.06	0.05	1.20	0.51	6.18	5.42	3.35	3.70	8.86	8.10	ns
	Std.	0.66	5.05	0.04	1.00	0.43	5.14	4.51	2.79	3.08	7.38	6.75	ns
	-1	0.56	4.29	0.04	0.85	0.36	4.37	3.84	2.38	2.62	6.28	5.74	ns
	-2	0.49	3.77	0.03	0.75	0.32	3.84	3.37	2.09	2.30	5.51	5.04	ns
16 mA	–F	0.79	6.06	0.05	1.20	0.51	6.18	5.42	3.35	3.70	8.86	8.10	ns
	Std.	0.66	5.05	0.04	1.00	0.43	5.14	4.51	2.79	3.08	7.38	6.75	ns
	-1	0.56	4.29	0.04	0.85	0.36	4.37	3.84	2.38	2.62	6.28	5.74	ns
	-2	0.49	3.77	0.03	0.75	0.32	3.84	3.37	2.09	2.30	5.51	5.04	



Table 3-35 • 3.3 V LVTTL / 3.3 V LVCMOS High Slew,

Commercial-Case Conditions: $T_J = 70^{\circ}$ C, Worst Case V _{CC} = 1.425 V, Worst Case V _{CCI} = 3.0 V
Applicable to Standard+ I/O Banks

Drive Strength (mA)	Speed Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{EOUT}	t _{ZL}	t _{zH}	t _{LZ}	t _{HZ}	t _{zLS}	t _{ZHS}	Units
4 mA	—F	0.79	8.65	0.05	1.20	0.51	8.81	7.55	2.73	2.81	11.50	10.24	ns
	Std.	0.66	7.20	0.04	1.00	0.43	7.34	6.29	2.27	2.34	9.57	8.52	ns
	-1	0.56	6.13	0.04	0.85	0.36	6.24	5.35	1.93	1.99	8.14	7.25	ns
	-2	0.49	5.38	0.03	0.75	0.32	5.48	4.69	1.70	1.75	7.15	6.36	ns
6 mA	–F	0.79	5.41	0.05	1.20	0.51	5.51	4.58	3.10	3.45	8.19	7.27	ns
	Std.	0.66	4.50	0.04	1.00	0.43	4.58	3.82	2.58	2.88	6.82	6.05	ns
	-1	0.56	3.83	0.04	0.85	0.36	3.90	3.25	2.19	2.45	5.80	5.15	ns
	-2	0.49	3.36	0.03	0.75	0.32	3.42	2.85	1.92	2.15	5.09	4.52	ns
8 mA	–F	0.79	5.41	0.05	1.20	0.51	5.51	4.58	3.10	3.45	8.19	7.27	ns
	Std.	0.66	4.50	0.04	1.00	0.43	4.58	3.82	2.58	2.88	6.82	6.05	ns
	-1	0.56	3.83	0.04	0.85	0.36	3.90	3.25	2.19	2.45	5.80	5.15	ns
	-2	0.49	3.36	0.03	0.75	0.32	3.42	2.85	1.92	2.15	5.09	4.52	ns
12 mA	–F	0.79	3.80	0.05	1.20	0.51	3.87	3.10	3.35	3.87	6.55	5.79	ns
	Std.	0.66	3.16	0.04	1.00	0.43	3.22	2.58	2.79	3.22	5.45	4.82	ns
	-1	0.56	2.69	0.04	0.85	0.36	2.74	2.20	2.37	2.74	4.64	4.10	ns
	-2	0.49	2.36	0.03	0.75	0.32	2.40	1.93	2.08	2.41	4.07	3.60	ns
16 mA	–F	0.79	3.80	0.05	1.20	0.51	3.87	3.10	3.35	3.87	6.55	5.79	ns
	Std.	0.66	3.16	0.04	1.00	0.43	3.22	2.58	2.79	3.22	5.45	4.82	ns
	-1	0.56	2.69	0.04	0.85	0.36	2.74	2.20	2.37	2.74	4.64	4.10	ns
	-2	0.49	2.36	0.03	0.75	0.32	2.40	1.93	2.08	2.41	4.07	3.60	ns

Notes:

1. Software default selection highlighted in gray.

2.5 V LVCMOS

Low-Voltage CMOS for 2.5 V is an extension of the LVCMOS standard (JESD8-5) used for general purpose 2.5 V applications. It uses a 5-V-tolerant input buffer and push-pull output buffer.

2.5 V LVCMOS		V _{IL}	VII	1	V _{OL}	V _{OH}	I _{OL}	I _{OH}	I _{OSL}	I _{OSH}	IIL	I _{IH}
Drive Strength	Min, V	Max, V	Min, V	Max, V	Max, V	Min, V	mA	mA	Max, mA ¹	Max, mA ¹	μA²	μA²
2 mA	-0.3	0.7	1.7	3.6	0.7	1.7	2	2	18	16	10	10
4 mA	-0.3	0.7	1.7	3.6	0.7	1.7	4	4	18	16	10	10
6 mA	-0.3	0.7	1.7	3.6	0.7	1.7	6	6	37	32	10	10
8 mA	-0.3	0.7	1.7	3.6	0.7	1.7	8	8	37	32	10	10
12 mA	-0.3	0.7	1.7	3.6	0.7	1.7	12	12	74	65	10	10
16 mA	-0.3	0.7	1.7	3.6	0.7	1.7	16	16	87	83	10	10
24 mA	-0.3	0.7	1.7	3.6	0.7	1.7	24	24	124	169	10	10

Table 3-36 • Minimum and Maximum DC Input and Output Levels Applicable to Advanced I/O Banks

Notes:

1. Currents are measured at high temperature (100°C junction temperature) and maximum voltage.

2. Currents are measured at 85°C junction temperature.

3. Software default selection highlighted in gray.

Table 3-37 Minimum and Maximum DC Input and Output Levels Applicable to Standard+ I/O Banks

2.5 V LVCMOS		V _{IL}	VII	1	V _{OL}	V _{OH}	I _{OL}	I _{OH}	I _{OSL}	I _{OSH}	IIL	I _{IH}
Drive Strength	Min, V	Max, V	Min, V	Max, V	Max, V	Min, V	mA	mA	Max, mA ¹	Max, mA ¹	μA²	μA²
2 mA	-0.3	0.7	1.7	3.6	0.7	1.7	2	2	18	16	10	10
4 mA	-0.3	0.7	1.7	3.6	0.7	1.7	4	4	18	16	10	10
6 mA	-0.3	0.7	1.7	3.6	0.7	1.7	6	6	37	32	10	10
8 mA	-0.3	0.7	1.7	3.6	0.7	1.7	8	8	37	32	10	10
12 mA	-0.3	0.7	1.7	3.6	0.7	1.7	12	12	74	65	10	10

Notes:

1. Currents are measured at high temperature (100°C junction temperature) and maximum voltage.

2. Currents are measured at 85°C junction temperature.

3. Software default selection highlighted in gray.






Table 3-38 • AC Waveforms, Measuring Points, and Capacitive Loads

Input Low (V)	Input High (V)	Measuring Point* (V)	C _{LOAD} (pF)
0	2.5	1.2	35

Note: *Measuring point = V_{trip} . See Table 3-17 on page 3-16 for a complete table of trip points.

Timing Characteristics

Table 3-39 • 2.5 V LVCMOS Low Slew, Commercial-Case Conditions: T₁ = 70°C Wo

Commercial-Case Conditions: $T_J = 70^{\circ}$ C, Worst Case $V_{CC} = 1.425$ V, Worst Case $V_{CCI} = 2.3$ V Applicable to Advanced I/O Banks

Drive Strength (mA)	Speed Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{EOUT}	t _{ZL}	t _{zH}	t _{LZ}	t _{HZ}	t _{ZLS}	t _{ZHS}	Units
4 mA	-F	0.79	13.69	0.05	1.57	0.51	13.48	13.69	3.22	2.65	16.16	16.38	ns
	Std.	0.66	11.40	0.04	1.31	0.43	11.22	11.40	2.68	2.20	13.45	13.63	ns
	-1	0.56	9.69	0.04	1.11	0.36	9.54	9.69	2.28	1.88	11.44	11.60	ns
	-2	0.49	8.51	0.03	0.98	0.32	8.38	8.51	2.00	1.65	10.05	10.18	ns
6 mA	–F	0.79	9.56	0.05	1.57	0.51	9.74	9.39	3.66	3.47	12.43	12.07	ns
	Std.	0.66	7.96	0.04	1.31	0.43	8.11	7.81	3.05	2.89	10.34	10.05	ns
	-1	0.56	6.77	0.04	1.11	0.36	6.90	6.65	2.59	2.46	8.80	8.55	ns
	-2	0.49	5.94	0.03	0.98	0.32	6.05	5.84	2.28	2.16	7.72	7.50	ns
8 mA	-F	0.79	9.56	0.05	1.57	0.51	9.74	9.39	3.66	3.47	12.43	12.07	ns
	Std.	0.66	7.96	0.04	1.31	0.43	8.11	7.81	3.05	2.89	10.34	10.05	ns
	-1	0.56	6.77	0.04	1.11	0.36	6.90	6.65	2.59	2.46	8.80	8.55	ns
	-2	0.49	5.94	0.03	0.98	0.32	6.05	5.84	2.28	2.16	7.72	7.50	ns
12 mA	–F	0.79	7.42	0.05	1.57	0.51	7.56	7.11	3.97	3.99	10.25	9.80	ns
	Std.	0.66	6.18	0.04	1.31	0.43	6.29	5.92	3.30	3.32	8.53	8.15	ns
	-1	0.56	5.26	0.04	1.11	0.36	5.35	5.03	2.81	2.83	7.26	6.94	ns
	-2	0.49	4.61	0.03	0.98	0.32	4.70	4.42	2.47	2.48	6.37	6.09	ns
16 mA	–F	0.79	6.92	0.05	1.57	0.51	7.05	6.64	4.04	4.13	9.74	9.32	ns
	Std.	0.66	5.76	0.04	1.31	0.43	5.87	5.53	3.36	3.44	8.11	7.76	ns
	-1	0.56	4.90	0.04	1.11	0.36	4.99	4.70	2.86	2.92	6.90	6.60	ns
	-2	0.49	4.30	0.03	0.98	0.32	4.38	4.13	2.51	2.57	6.05	5.80	ns
24 mA	-F	0.79	6.61	0.05	1.57	0.51	6.61	6.61	4.13	4.65	9.30	9.30	ns
	Std.	0.66	5.51	0.04	1.31	0.43	5.50	5.51	3.43	3.87	7.74	7.74	ns
	-1	0.56	4.68	0.04	1.11	0.36	4.68	4.68	2.92	3.29	6.58	6.59	ns
	-2	0.49	4.11	0.03	0.98	0.32	4.11	4.11	2.56	2.89	5.78	5.78	ns

Table 3-40 • 2.5 V LVCMOS High Slew,

Commercial-Case Conditions: T _J =	70°C, Worst Case V _{CC} = 1.425 V, Worst Case V _{CCI} = 2.3 V
Applicable to Advanced I/O Banks	

Drive Strength	Speed												
(mA)	Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{EOUT}	t _{ZL}	t _{zH}	t _{LZ}	t _{HZ}	t _{ZLS}	t _{zHS}	Units
4 mA	–F	0.79	10.41	0.05	1.57	0.51	9.41	10.41	3.22	2.77	12.09	13.09	ns
	Std.	0.66	8.66	0.04	1.31	0.43	7.83	8.66	2.68	2.30	10.07	10.90	ns
	-1	0.56	7.37	0.04	1.11	0.36	6.66	7.37	2.28	1.96	8.56	9.27	ns
	-2	0.49	6.47	0.03	0.98	0.32	5.85	6.47	2.00	1.72	7.52	8.14	ns
6 mA	–F	0.79	6.21	0.05	1.57	0.51	6.05	6.21	3.66	3.60	8.74	8.89	ns
	Std.	0.66	5.17	0.04	1.31	0.43	5.04	5.17	3.05	3.00	7.27	7.40	ns
	-1	0.56	4.39	0.04	1.11	0.36	4.28	4.39	2.59	2.55	6.19	6.30	ns
	-2	0.49	3.86	0.03	0.98	0.32	3.76	3.86	2.28	2.24	5.43	5.53	ns
8 mA	–F	0.79	6.21	0.05	1.57	0.51	6.05	6.21	3.66	3.60	8.74	8.89	ns
	Std.	0.66	5.17	0.04	1.31	0.43	5.04	5.17	3.05	3.00	7.27	7.40	ns
	-1	0.56	4.39	0.04	1.11	0.36	4.28	4.39	2.59	2.55	6.19	6.30	ns
	-2	0.49	3.86	0.03	0.98	0.32	3.76	3.86	2.28	2.24	5.43	5.53	ns
12 mA	–F	0.79	4.28	0.05	1.57	0.51	4.36	4.12	3.97	4.13	7.04	6.81	ns
	Std.	0.66	3.56	0.04	1.31	0.43	3.63	3.43	3.30	3.44	5.86	5.67	ns
	-1	0.56	3.03	0.04	1.11	0.36	3.08	2.92	2.81	2.92	4.99	4.82	ns
	-2	0.49	2.66	0.03	0.98	0.32	2.71	2.56	2.47	2.57	4.38	4.23	ns
16 mA	–F	0.79	4.03	0.05	1.57	0.51	4.10	3.68	4.04	4.26	6.79	6.36	ns
	Std.	0.66	3.35	0.04	1.31	0.43	3.41	3.06	3.36	3.55	5.65	5.30	ns
	-1	0.56	2.85	0.04	1.11	0.36	2.90	2.60	2.86	3.02	4.81	4.51	ns
	-2	0.49	2.50	0.03	0.98	0.32	2.55	2.29	2.51	2.65	4.22	3.96	ns
24 mA	–F	0.79	3.71	0.05	1.57	0.51	3.78	2.93	4.13	4.80	6.47	5.62	ns
	Std.	0.66	3.09	0.04	1.31	0.43	3.15	2.44	3.44	4.00	5.38	4.68	ns
	-1	0.56	2.63	0.04	1.11	0.36	2.68	2.08	2.92	3.40	4.58	3.98	ns
	-2	0.49	2.31	0.03	0.98	0.32	2.35	1.82	2.57	2.98	4.02	3.49	ns

Notes:

1. Software default selection highlighted in gray.

Table 3-41 • 2.5 V LVCMOS Low Slew,

C	Commercial-Case Conditions: T _J = 70°C, Worst Case V _{CC} = 1.425 V, Worst Case V _{CCI} = 2.3 V
Α	Applicable to Standard+ I/O Banks

											-		
Drive Strength (mA)	Speed Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{EOUT}	t _{ZL}	t _{zH}	t _{LZ}	t _{HZ}	t _{ZLS}	t _{ZHS}	Units
4 mA	–F	0.79	13.02	0.05	1.56	0.51	12.78	13.02	2.71	2.39	15.46	15.71	ns
-	Std.	0.66	10.84	0.04	1.30	0.43	10.66	10.84	2.26	1.99	12.87	13.08	ns
	-1	0.56	9.22	0.04	1.10	0.36	9.05	9.22	1.92	1.69	10.95	11.12	ns
-	-2	0.49	8.10	0.03	0.97	0.32	7.94	8.10	1.68	1.49	9.61	9.77	ns
6 mA	-F	0.79	8.85	0.05	1.56	0.51	9.01	8.84	3.11	3.14	11.70	11.53	ns
-	Std.	0.66	7.37	0.04	1.30	0.43	7.50	7.36	2.59	2.61	9.74	9.60	ns
-	-1	0.56	6.27	0.04	1.10	0.36	6.38	6.26	2.20	2.22	8.29	8.16	ns
-	-2	0.49	5.50	0.03	0.97	0.32	5.60	5.50	1.93	1.95	7.27	7.17	ns
8 mA	-F	0.79	8.85	0.05	1.56	0.51	9.01	8.84	3.11	3.14	11.70	11.53	ns
-	Std.	0.66	7.37	0.04	1.30	0.43	7.50	7.36	2.59	2.61	9.74	9.60	ns
-	-1	0.56	6.27	0.04	1.10	0.36	6.38	6.26	2.20	2.22	8.29	8.16	ns
-	-2	0.49	5.50	0.03	0.97	0.32	5.60	5.50	1.93	1.95	7.27	7.17	ns
12 mA	–F	0.79	6.76	0.05	1.56	0.51	6.89	6.61	3.40	3.62	9.57	9.30	ns
	Std.	0.66	5.63	0.04	1.30	0.43	5.73	5.51	2.83	3.01	7.97	7.74	ns
	-1	0.56	4.79	0.04	1.10	0.36	4.88	4.68	2.41	2.56	6.78	6.59	ns
-	-2	0.49	4.20	0.03	0.97	0.32	4.28	4.11	2.11	2.25	5.95	5.78	ns

Table 3-42 • 2.5 V LVCMOS High Slew,

```
Commercial-Case Conditions: T_J = 70^{\circ}C, Worst Case V<sub>CC</sub> = 1.425 V, Worst Case V<sub>CCI</sub> = 2.3 V
Applicable to Standard+ I/O Banks
```

		1			1			1			1	-	T
Drive Strength (mA)	Speed Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{EOUT}	t _{ZL}	t _{zH}	t _{LZ}	t _{HZ}	t _{ZLS}	t _{ZHS}	Units
4 mA	–F	0.79	9.94	0.05	1.56	0.51	8.90	9.94	2.70	2.49	11.58	12.63	ns
-	Std.	0.66	8.28	0.04	1.30	0.43	7.41	8.28	2.25	2.07	9.64	10.51	ns
-	-1	0.56	7.04	0.04	1.10	0.36	6.30	7.04	1.92	1.76	8.20	8.94	ns
	-2	0.49	6.18	0.03	0.97	0.32	5.53	6.18	1.68	1.55	7.20	7.85	ns
6 mA	–F	0.79	5.83	0.05	1.56	0.51	5.58	5.83	3.11	3.26	8.27	8.52	ns
	Std.	0.66	4.85	0.04	1.30	0.43	4.65	4.85	2.59	2.71	6.88	7.09	ns
	-1	0.56	4.13	0.04	1.10	0.36	3.95	4.13	2.20	2.31	5.85	6.03	ns
-	-2	0.49	3.62	0.03	0.97	0.32	3.47	3.62	1.93	2.02	5.14	5.29	ns
8 mA	—F	0.79	5.83	0.05	1.56	0.51	5.58	5.83	3.11	3.26	8.27	8.52	ns
	Std.	0.66	4.85	0.04	1.30	0.43	4.65	4.85	2.59	2.71	6.88	7.09	ns
-	-1	0.56	4.13	0.04	1.10	0.36	3.95	4.13	2.20	2.31	5.85	6.03	ns
	-2	0.49	3.62	0.03	0.97	0.32	3.47	3.62	1.93	2.02	5.14	5.29	ns
12 mA	–F	0.79	3.85	0.05	1.56	0.51	3.92	3.77	3.39	3.74	6.61	6.46	ns
	Std.	0.66	3.21	0.04	1.30	0.43	3.27	3.14	2.82	3.11	5.50	5.38	ns
	-1	0.56	2.73	0.04	1.10	0.36	2.78	2.67	2.40	2.65	4.68	4.57	ns
	-2	0.49	2.39	0.03	0.97	0.32	2.44	2.35	2.11	2.32	4.11	4.02	ns

Notes:

1. Software default selection highlighted in gray.

1.8 V LVCMOS

Low-voltage CMOS for 1.8 V is an extension of the LVCMOS standard (JESD8-5) used for general purpose 1.8 V applications. It uses 1.8 V input buffer and push-pull output buffer.

1.8 V LVCMOS		V _{IL}	VIH	I	V _{OL}	V _{OH}	I _{OL}	I _{OH}	I _{OSL}	I _{OSH}	IIL	I _{IH}
Drive Strength	Min, V	Max, V	Min, V	Max, V	Max, V	Min, V	mA	mA	Max, mA ¹	Max, mA ¹	μA ²	μA²
2 mA	-0.3	0.35 * V _{CCI}	0.65 * V _{CCI}	3.6	0.45	V _{CCI} – 0.45	2	2	11	9	10	10
4 mA	-0.3	0.35 * V _{CCI}	0.65 * V _{CCI}	3.6	0.45	V _{CCI} – 0.45	4	4	22	17	10	10
6 mA	-0.3	0.35 * V _{CCI}	0.65 * V _{CCI}	3.6	0.45	V _{CCI} – 0.45	6	6	44	35	10	10
8 mA	-0.3	0.35 * V _{CCI}	0.65 * V _{CCI}	3.6	0.45	V _{CCI} – 0.45	8	8	51	45	10	10
12 mA	-0.3	0.35 * V _{CCI}	0.65 * V _{CCI}	3.6	0.45	V _{CCI} – 0.45	12	12	74	91	10	10
16 mA	-0.3	0.35 * V _{CCI}	0.65 * V _{CCI}	3.6	0.45	V _{CCI} – 0.45	16	16	74	91	10	10

Table 3-43 • Minimum and Maximum DC Input and Output Levels Applicable to Advanced I/O Banks

Notes:

1. Currents are measured at high temperature (100°C junction temperature) and maximum voltage.

2. Currents are measured at 85°C junction temperature.

3. Software default selection highlighted in gray.

Table 3-44Minimum and Maximum DC Input and Output LevelsApplicable to Standard+ I/O Banks


1.8 V LVCMOS	V _{IL}		V _{IH}		V _{OL}	V _{OH}	I _{OL}	I _{OH}	I _{OSL}	I _{OSH}	IIL	IIH
Drive Strength	Min, V	Max, V	Min, V	Max, V	Max, V	Min, V	mA	mA	Max, mA ¹	Max, mA ¹	μA ²	μA²
2 mA	-0.3	0.35 * V _{CCI}	0.65 * V _{CCI}	3.6	0.45	V _{CCI} – 0.45	2	2	11	9	10	10
4 mA	-0.3	0.35 * V _{CCI}	0.65 * V _{CCI}	3.6	0.45	V _{CCI} – 0.45	4	4	22	17	10	10
6 mA	-0.3	0.35 * V _{CCI}	0.65 * V _{CCI}	3.6	0.45	V _{CCI} – 0.45	6	6	44	35	10	10
8 mA	-0.3	0.35 * V _{CCI}	0.65 * V _{CCI}	3.6	0.45	V _{CCI} – 0.45	8	8	44	35	10	10

Notes:

1. Currents are measured at high temperature (100°C junction temperature) and maximum voltage.

2. Currents are measured at 85°C junction temperature.

3. Software default selection highlighted in gray.





Input Low (V)	Input High (V)	Measuring Point* (V)	C _{LOAD} (pF)
0	1.8	0.9	35

Note: *Measuring point = V_{trip} . See Table 3-17 on page 3-16 for a complete table of trip points.

Timing Characteristics

Table 3-46 • 1.8 V LVCMOS Low Slew, Commercial-Case Conditions: T_J = 70°C, Worst Case V_{CC} = 1.425 V, Worst Case V_{CCI} = 1.7 V Applicable to Advanced I/O Banks

Drive Strength (mA)	Speed Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{EOUT}	t _{ZL}	t _{zH}	t _{LZ}	t _{HZ}	t _{zLS}	t _{zHS}	Units
2 mA	—F	0.79	18.66	0.05	1.46	0.51	16.95	18.66	3.34	1.92	19.64	21.34	ns
	Std.	0.66	15.53	0.04	1.22	0.43	14.11	15.53	2.78	1.60	16.35	17.77	ns
	-1	0.56	13.21	0.04	1.04	0.36	12.01	13.21	2.36	1.36	13.91	15.11	ns
	-2	0.49	11.60	0.03	0.91	0.32	10.54	11.60	2.07	1.19	12.21	13.27	ns
4 mA	—F	0.79	12.58	0.05	1.46	0.51	12.51	12.58	3.88	3.28	15.19	15.27	ns
	Std.	0.66	10.48	0.04	1.22	0.43	10.41	10.48	3.23	2.73	12.65	12.71	ns
	-1	0.56	8.91	0.04	1.04	0.36	8.86	8.91	2.75	2.33	10.76	10.81	ns
	-2	0.49	7.82	0.03	0.91	0.32	7.77	7.82	2.41	2.04	9.44	9.49	ns
6 mA	—F	0.79	9.67	0.05	1.46	0.51	9.85	9.42	4.25	3.93	12.53	12.11	ns
	Std.	0.66	8.05	0.04	1.22	0.43	8.20	7.84	3.54	3.27	10.43	10.08	ns
	-1	0.56	6.85	0.04	1.04	0.36	6.97	6.67	3.01	2.78	8.88	8.57	ns
	-2	0.49	6.01	0.03	0.91	0.32	6.12	5.86	2.64	2.44	7.79	7.53	ns
8 mA	–F	0.79	9.01	0.05	1.46	0.51	9.18	8.77	4.33	4.10	11.87	11.45	ns
	Std.	0.66	7.50	0.04	1.22	0.43	7.64	7.30	3.61	3.41	9.88	9.53	ns
	-1	0.56	6.38	0.04	1.04	0.36	6.50	6.21	3.07	2.90	8.40	8.11	ns
	-2	0.49	5.60	0.03	0.91	0.32	5.71	5.45	2.69	2.55	7.38	7.12	ns
12 mA	-F	0.79	8.76	0.05	1.46	0.51	8.69	8.76	4.45	4.74	11.38	11.45	ns
	Std.	0.66	7.29	0.04	1.22	0.43	7.23	7.29	3.71	3.95	9.47	9.53	ns
	-1	0.56	6.20	0.04	1.04	0.36	6.15	6.20	3.15	3.36	8.06	8.11	ns
	-2	0.49	5.45	0.03	0.91	0.32	5.40	5.45	2.77	2.95	7.07	7.12	ns
16 mA	–F	0.79	8.76	0.05	1.46	0.51	8.69	8.76	4.45	4.74	11.38	11.45	ns
	Std.	0.66	7.29	0.04	1.22	0.43	7.23	7.29	3.71	3.95	9.47	9.53	ns
	-1	0.56	6.20	0.04	1.04	0.36	6.15	6.20	3.15	3.36	8.06	8.11	ns
	-2	0.49	5.45	0.03	0.91	0.32	5.40	5.45	2.77	2.95	7.07	7.12	ns



Table 3-47 • 1.8 V LVCMOS High Slew,

Commercial-	Case Conditions: $T_J = 70^{\circ}$ C, Worst Case $V_{CC} = 1.425$ V, Worst Case $V_{CCI} = 1.7$ V
Applicable to	Advanced I/O Banks

		1		-	1	1		1			1	1	1
Drive Strength (mA)	Speed Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{EOUT}	t _{ZL}	t _{zH}	t _{LZ}	t _{HZ}	t _{ZLS}	t _{zHS}	Units
2 mA	–F	0.79	14.25	0.05	1.46	0.51	10.97	14.25	3.33	1.99	13.66	16.94	ns
	Std.	0.66	11.86	0.04	1.22	0.43	9.14	11.86	2.77	1.66	11.37	14.10	ns
	-1	0.56	10.09	0.04	1.04	0.36	7.77	10.09	2.36	1.41	9.67	11.99	ns
	-2	0.49	8.86	0.03	0.91	0.32	6.82	8.86	2.07	1.24	8.49	10.53	ns
4 mA	–F	0.79	8.31	0.05	1.46	0.51	7.04	8.31	3.87	3.41	9.73	10.99	ns
	Std.	0.66	6.91	0.04	1.22	0.43	5.86	6.91	3.22	2.84	8.10	9.15	ns
	-1	0.56	5.88	0.04	1.04	0.36	4.99	5.88	2.74	2.41	6.89	7.78	ns
	-2	0.49	5.16	0.03	0.91	0.32	4.38	5.16	2.41	2.12	6.05	6.83	ns
6 mA	–F	0.79	5.34	0.05	1.46	0.51	5.02	5.34	4.24	4.06	7.71	8.03	ns
	Std.	0.66	4.45	0.04	1.22	0.43	4.18	4.45	3.53	3.38	6.42	6.68	ns
	-1	0.56	3.78	0.04	1.04	0.36	3.56	3.78	3.00	2.88	5.46	5.69	ns
	-2	0.49	3.32	0.03	0.91	0.32	3.12	3.32	2.64	2.53	4.79	4.99	ns
8 mA	–F	0.79	4.71	0.05	1.46	0.51	4.72	4.71	4.32	4.23	7.40	7.40	ns
	Std.	0.66	3.92	0.04	1.22	0.43	3.93	3.92	3.60	3.52	6.16	6.16	ns
	-1	0.56	3.34	0.04	1.04	0.36	3.34	3.34	3.06	3.00	5.24	5.24	ns
	-2	0.49	2.93	0.03	0.91	0.32	2.93	2.93	2.69	2.63	4.60	4.60	ns
12 mA	—F	0.79	4.24	0.05	1.46	0.51	4.32	3.65	4.45	4.90	7.01	6.34	ns
	Std.	0.66	3.53	0.04	1.22	0.43	3.60	3.04	3.70	4.08	5.84	5.28	ns
	-1	0.56	3.01	0.04	1.04	0.36	3.06	2.59	3.15	3.47	4.96	4.49	ns
	-2	0.49	2.64	0.03	0.91	0.32	2.69	2.27	2.76	3.05	4.36	3.94	ns
16 mA	–F	0.79	4.24	0.05	1.46	0.51	4.32	3.65	4.45	4.90	7.01	6.34	ns
	Std.	0.66	3.53	0.04	1.22	0.43	3.60	3.04	3.70	4.08	5.84	5.28	ns
	-1	0.56	3.01	0.04	1.04	0.36	3.06	2.59	3.15	3.47	4.96	4.49	ns
	-2	0.49	2.64	0.03	0.91	0.32	2.69	2.27	2.76	3.05	4.36	3.94	ns

Notes:

1. Software default selection highlighted in gray.

Table 3-48 • 1.8 V LVCMOS Low Slew,

```
Commercial-Case Conditions: T<sub>J</sub> = 70°C, Worst Case V<sub>CC</sub> = 1.425 V, Worst Case V<sub>CCI</sub> = 1.7 V
Applicable to Standard+ I/O Banks
```

1-1-				-									
Drive Strength (mA)	Speed Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{EOUT}	t _{zL}	t _{zH}	t _{LZ}	t _{HZ}	t _{zLS}	t _{zHS}	Units
2 mA	–F	0.79	17.78	0.05	1.44	0.51	16.21	17.78	2.70	1.76	18.90	20.47	ns
	Std.	0.66	14.80	0.04	1.20	0.43	13.49	14.80	2.25	1.46	15.73	17.04	ns
	-1	0.56	12.59	0.04	1.02	0.36	11.48	12.59	1.91	1.25	13.38	14.49	ns
	-2	0.49	11.05	0.03	0.90	0.32	10.08	11.05	1.68	1.09	11.75	12.72	ns
4 mA	–F	0.79	11.89	0.05	1.44	0.51	11.69	11.89	3.19	3.00	14.38	14.58	ns
	Std.	0.66	9.90	0.04	1.20	0.43	9.73	9.90	2.65	2.50	11.97	12.13	ns
	-1	0.56	8.42	0.04	1.02	0.36	8.28	8.42	2.26	2.12	10.18	10.32	ns
	-2	0.49	7.39	0.03	0.90	0.32	7.27	7.39	1.98	1.86	8.94	9.06	ns
6 mA	–F	0.79	8.93	0.05	1.44	0.51	9.10	8.79	3.53	3.59	11.79	11.48	ns
	Std.	0.66	7.44	0.04	1.20	0.43	7.58	7.32	2.94	2.99	9.81	9.56	ns
	-1	0.56	6.33	0.04	1.02	0.36	6.44	6.23	2.50	2.54	8.35	8.13	ns
	-2	0.49	5.55	0.03	0.90	0.32	5.66	5.47	2.19	2.23	7.33	7.14	ns
8 mA	–F	0.79	8.93	0.05	1.44	0.51	9.10	8.79	3.53	3.59	11.79	11.48	ns
	Std.	0.66	7.44	0.04	1.20	0.43	7.58	7.32	2.94	2.99	9.81	9.56	ns
	-1	0.56	6.33	0.04	1.02	0.36	6.44	6.23	2.50	2.54	8.35	8.13	ns
	-2	0.49	5.55	0.03	0.90	0.32	5.66	5.47	2.19	2.23	7.33	7.14	ns

Note:	For specific junction	temperature and	l voltage-supply	levels, refer to	Table 3-6 on page 3-4	for derating values.
-------	-----------------------	-----------------	------------------	------------------	-----------------------	----------------------

Table 3-49 • 1.8 V LVCMOS High Slew,

Commercial-Case	Conditions: $T_J = 70^{\circ}$ C, Worst Case $V_{CC} = 1.425$ V, Worst Case $V_{CCI} = 1.7$ V
Applicable to Sta	ndard+ I/O Banks

				r	r			r		1			т
Drive Strength (mA)	Speed Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{EOUT}	t _{ZL}	t _{zH}	t _{LZ}	t _{HZ}	t _{ZLS}	t _{ZHS}	Units
2 mA	–F	0.79	13.61	0.05	1.44	0.51	10.48	13.61	2.70	1.83	13.17	16.30	ns
	Std.	0.66	11.33	0.04	1.20	0.43	8.72	11.33	2.24	1.52	10.96	13.57	ns
	-1	0.56	9.64	0.04	1.02	0.36	7.42	9.64	1.91	1.29	9.32	11.54	ns
	-2	0.49	8.46	0.03	0.90	0.32	6.51	8.46	1.68	1.14	8.18	10.13	ns
4 mA	-F	0.79	7.79	0.05	1.44	0.51	6.58	7.79	3.18	3.13	9.27	10.47	ns
	Std.	0.66	6.48	0.04	1.20	0.43	5.48	6.48	2.65	2.60	7.72	8.72	ns
	-1	0.56	5.51	0.04	1.02	0.36	4.66	5.51	2.25	2.21	6.56	7.42	ns
	-2	0.49	4.84	0.03	0.90	0.32	4.09	4.84	1.98	1.94	5.76	6.51	ns
6 mA	–F	0.79	4.88	0.05	1.44	0.51	4.61	4.88	3.52	3.73	7.30	7.56	ns
	Std.	0.66	4.06	0.04	1.20	0.43	3.84	4.06	2.93	3.10	6.07	6.30	ns
	-1	0.56	3.45	0.04	1.02	0.36	3.27	3.45	2.49	2.64	5.17	5.36	ns
	-2	0.49	3.03	0.03	0.90	0.32	2.87	3.03	2.19	2.32	4.54	4.70	ns
8 mA	–F	0.79	4.88	0.05	1.44	0.51	4.61	4.88	3.52	3.73	7.30	7.56	ns
	Std.	0.66	4.06	0.04	1.20	0.43	3.84	4.06	2.93	3.10	6.07	6.30	ns
	-1	0.56	3.45	0.04	1.02	0.36	3.27	3.45	2.49	2.64	5.17	5.36	ns
	-2	0.49	3.03	0.03	0.90	0.32	2.87	3.03	2.19	2.32	4.54	4.70	ns

Notes:

1. Software default selection highlighted in gray.

1.5 V LVCMOS (JESD8-11)

Low-voltage CMOS for 1.5 V is an extension of the LVCMOS standard (JESD8-5) used for general purpose 1.5 V applications. It uses 1.5 V input buffer and push-pull output buffer.

1.5 V LVCMOS	VIL		V _{IL} V _{IF}		V _{OL}	V _{OH}	I _{OL}	I _{OH}	I _{OSL}	I _{OSH}	IIL	I _{IH}
Drive Strength	Min, V	Max, V	Min, V	Max, V	Max, V	Min, V	mA	mA	Max, mA ¹	Max, mA ¹	μA²	μA²
2 mA	-0.3	0.30 * V _{CCI}	0.7 * V _{CCI}	3.6	0.25 * V _{CCI}	0.75 * V _{CCI}	2	2	16	13	10	10
4 mA	-0.3	0.30 * V _{CCI}	0.7 * V _{CCI}	3.6	0.25 * V _{CCI}	0.75 * V _{CCI}	4	4	33	25	10	10
6 mA	-0.3	0.30 * V _{CCI}	0.7 * V _{CCI}	3.6	0.25 * V _{CCI}	0.75 * V _{CCI}	6	6	39	32	10	10
8 mA	-0.3	0.30 * V _{CCI}	0.7 * V _{CCI}	3.6	0.25 * V _{CCI}	0.75 * V _{CCI}	8	8	55	66	10	10
12 mA	-0.3	0.30 * V _{CCI}	0.7 * V _{CCI}	3.6	0.25 * V _{CCI}	0.75 * V _{CCI}	12	12	55	66	10	10

Table 3-50 • Minimum and Maximum DC Input and Output Levels Applicable to Advanced I/O Banks

Notes:

1. Currents are measured at high temperature (100°C junction temperature) and maximum voltage.

2. Currents are measured at 85°C junction temperature.

3. Software default selection highlighted in gray.

Table 3-51Minimum and Maximum DC Input and Output LevelsApplicable to Standard+ I/O Banks

1.5 V LVCMOS	V _{IL}		IL VIH		V _{OL}	V _{он}	I _{OL}	I _{OH}	I _{OSL}	I _{ОSH}	IIL	I _{IH}
Drive Strength	Min, V	Max, V	Min, V	Max, V	Max, V	Min, V	mA	mA	Max, mA ¹	Max, mA ¹	μA²	μA²
2 mA	-0.3	0.30 * V _{CCI}	0.7 * V _{CCI}	3.6	0.25 * V _{CCI}	0.75 * V _{CCI}	2	2	0	0	10	10
4 mA	-0.3	0.30 * V _{CCI}	0.7 * V _{CCI}	3.6	0.25 * V _{CCI}	0.75 * V _{CCI}	4	4	0	0	10	10

Notes:

1. Currents are measured at high temperature (100°C junction temperature) and maximum voltage.

2. Currents are measured at 85°C junction temperature.

3. Software default selection highlighted in gray.




Figure 3-9 • AC Loading

Table 3-52 • AC Waveforms, Measuring Points, and Capacitive Loads

Input Low (V)	Input High (V)	Measuring Point* (V)	C _{LOAD} (pF)
0	1.5	0.75	35

Note: *Measuring point = V_{trip} . See Table 3-17 on page 3-16 for a complete table of trip points.



Timing Characteristics

Table 3-53 • 1.5 V LVCMOS Low Slew,

Commercial-Case Conditions: T_J = 70°C, Worst Case V_{CC} = 1.425 V, Worst Case V_{CCI} = 1.4 V Applicable to Advanced I/O Banks

Drive Strength (mA)	Speed Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{EOUT}	t _{ZL}	t _{zH}	t _{LZ}	t _{HZ}	t _{ZLS}	t _{zHS}	Units
2 mA	–F	0.79	15.36	0.05	1.73	0.51	15.39	15.36	4.08	3.18	18.07	18.04	ns
	Std.	0.66	12.78	0.04	1.44	0.43	12.81	12.78	3.40	2.64	15.05	15.02	ns
	-1	0.56	10.87	0.04	1.22	0.36	10.90	10.87	2.89	2.25	12.80	12.78	ns
	-2	0.49	9.55	0.03	1.07	0.32	9.57	9.55	2.54	1.97	11.24	11.22	ns
4 mA	-F	0.79	12.02	0.05	1.73	0.51	12.25	11.47	4.50	3.93	14.93	14.15	ns
	Std.	0.66	10.01	0.04	1.44	0.43	10.19	9.55	3.75	3.27	12.43	11.78	ns
	-1	0.56	8.51	0.04	1.22	0.36	8.67	8.12	3.19	2.78	10.57	10.02	ns
	-2	0.49	7.47	0.03	1.07	0.32	7.61	7.13	2.80	2.44	9.28	8.80	ns
6 mA	–F	0.79	11.21	0.05	1.73	0.51	11.42	10.68	4.60	4.12	14.11	13.37	ns
	Std.	0.66	9.33	0.04	1.44	0.43	9.51	8.89	3.83	3.43	11.74	11.13	ns
	-1	0.56	7.94	0.04	1.22	0.36	8.09	7.56	3.26	2.92	9.99	9.47	ns
	-2	0.49	6.97	0.03	1.07	0.32	7.10	6.64	2.86	2.56	8.77	8.31	ns
8 mA	–F	0.79	10.70	0.05	1.73	0.51	10.90	10.68	4.75	4.86	13.59	13.37	ns
	Std.	0.66	8.91	0.04	1.44	0.43	9.07	8.89	3.95	4.05	11.31	11.13	ns
	-1	0.56	7.58	0.04	1.22	0.36	7.72	7.57	3.36	3.44	9.62	9.47	ns
	-2	0.49	6.65	0.03	1.07	0.32	6.78	6.64	2.95	3.02	8.45	8.31	ns
12 mA	–F	0.79	10.70	0.05	1.73	0.51	10.90	10.68	4.75	4.86	13.59	13.37	ns
	Std.	0.66	8.91	0.04	1.44	0.43	9.07	8.89	3.95	4.05	11.31	11.13	ns
	-1	0.56	7.58	0.04	1.22	0.36	7.72	7.57	3.36	3.44	9.62	9.47	ns
	-2	0.49	6.65	0.03	1.07	0.32	6.78	6.64	2.95	3.02	8.45	8.31	ns

Table 3-54 • 1.5 V LVCMOS High Slew,

Commercial-Case Conditions: $T_J = 70^{\circ}$ C, Worst Case $V_{CC} = 1.425$ V, Worst Case $V_{CCI} = 1.4$ V	
Applicable to Advanced I/O Banks	

													1
Drive Strength (mA)	Speed Grade	tDOU T	tDP	tDIN	tPY	tEOU T	tZL	tZH	tLZ	tHZ	tZLS	tZHS	Units
2 mA	–F	0.79	10.05	0.05	1.73	0.51	8.20	10.05	4.07	3.32	10.88	12.73	ns
	Std.	0.66	8.36	0.04	1.44	0.43	6.82	8.36	3.39	2.77	9.06	10.60	ns
	-1	0.56	7.11	0.04	1.22	0.36	5.80	7.11	2.88	2.35	7.71	9.02	ns
	-2	0.49	6.24	0.03	1.07	0.32	5.10	6.24	2.53	2.06	6.76	7.91	ns
4 mA	-F	0.79	6.38	0.05	1.73	0.51	5.83	6.38	4.49	4.09	8.51	9.07	ns
	Std.	0.66	5.31	0.04	1.44	0.43	4.85	5.31	3.74	3.40	7.09	7.55	ns
	-1	0.56	4.52	0.04	1.22	0.36	4.13	4.52	3.18	2.89	6.03	6.42	ns
	-2	0.49	3.97	0.03	1.07	0.32	3.62	3.97	2.79	2.54	5.29	5.64	ns
6 mA	—F	0.79	5.61	0.05	1.73	0.51	5.46	5.61	4.59	4.28	8.15	8.29	ns
	Std.	0.66	4.67	0.04	1.44	0.43	4.55	4.67	3.82	3.56	6.78	6.90	ns
	-1	0.56	3.97	0.04	1.22	0.36	3.87	3.97	3.25	3.03	5.77	5.87	ns
	-2	0.49	3.49	0.03	1.07	0.32	3.40	3.49	2.85	2.66	5.07	5.16	ns
8 mA	—F	0.79	4.90	0.05	1.73	0.51	4.99	4.30	4.74	5.05	7.68	6.98	ns
	Std.	0.66	4.08	0.04	1.44	0.43	4.15	3.58	3.94	4.20	6.39	5.81	ns
	-1	0.56	3.47	0.04	1.22	0.36	3.53	3.04	3.36	3.58	5.44	4.95	ns
	-2	0.49	3.05	0.03	1.07	0.32	3.10	2.67	2.95	3.14	4.77	4.34	ns
12 mA	–F	0.79	4.90	0.05	1.73	0.51	4.99	4.30	4.74	5.05	7.68	6.98	ns
	Std.	0.66	4.08	0.04	1.44	0.43	4.15	3.58	3.94	4.20	6.39	5.81	ns
	-1	0.56	3.47	0.04	1.22	0.36	3.53	3.04	3.36	3.58	5.44	4.95	ns
	-2	0.49	3.05	0.03	1.07	0.32	3.10	2.67	2.95	3.14	4.77	4.34	ns

Notes:

1. Software default selection highlighted in gray.

Table 3-55 • 1.5 V LVCMOS Low Slew,

Commercial-Case Conditions: T _J = 7	0°C, Worst Case V _{CC} = 1.425 V, Worst Case V _{CCI} = 1.4 V
Applicable to Standard+ I/O Banks	

Drive Strength (mA)	Speed Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{EOUT}	t _{ZL}	t _{zH}	t _{LZ}	t _{HZ}	t _{ZLS}	t _{zHS}	Units
2 mA	–F	0.79	14.51	0.05	1.71	0.51	14.42	14.51	3.26	2.91	17.11	17.20	ns
	Std.	0.66	12.08	0.04	1.42	0.43	12.01	12.08	2.72	2.43	14.24	14.31	ns
	-1	0.56	10.27	0.04	1.21	0.36	10.21	10.27	2.31	2.06	12.12	12.18	ns
	-2	0.49	9.02	0.03	1.06	0.32	8.97	9.02	2.03	1.81	10.64	10.69	ns
4 mA	-F	0.79	11.15	0.05	1.71	0.51	11.35	10.71	3.65	3.60	14.04	13.40	ns
	Std.	0.66	9.28	0.04	1.42	0.43	9.45	8.91	3.04	3.00	11.69	11.15	ns
	-1	0.56	7.89	0.04	1.21	0.36	8.04	7.58	2.58	2.55	9.94	9.49	ns
	-2	0.49	6.93	0.03	1.06	0.32	7.06	6.66	2.27	2.24	8.73	8.33	ns

Note: For specific junction temperature and voltage-supply levels, refer to Table 3-6 on page 3-4 for derating values.

Table 3-56 • 1.5 V LVCMOS High Slew,

Commercial-Case Conditions: T_J = 70°C, Worst Case V_{CC} = 1.425 V, Worst Case V_{CCI} = 1.4 V Applicable to Standard+ I/O Banks

Drive Strength (mA)	Speed Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{EOUT}	t _{ZL}	t _{zH}	t _{LZ}	t _{HZ}	t _{ZLS}	t _{zHS}	Units
2 mA	–F	0.79	9.41	0.05	1.71	0.51	7.71	9.41	3.25	3.06	10.40	12.09	ns
	Std.	0.66	7.83	0.04	1.42	0.43	6.42	7.83	2.71	2.55	8.65	10.07	ns
	-1	0.56	6.66	0.04	1.21	0.36	5.46	6.66	2.31	2.17	7.36	8.56	ns
	-2	0.49	5.85	0.03	1.06	0.32	4.79	5.85	2.02	1.90	6.46	7.52	ns
4 mA	–F	0.79	5.81	0.05	1.71	0.51	5.39	5.81	3.64	3.76	8.08	8.50	ns
	Std.	0.66	4.84	0.04	1.42	0.43	4.49	4.84	3.03	3.13	6.72	7.08	ns
	-1	0.56	4.12	0.04	1.21	0.36	3.82	4.12	2.58	2.66	5.72	6.02	ns
	-2	0.49	3.61	0.03	1.06	0.32	3.35	3.61	2.26	2.34	5.02	5.28	ns

Notes:

1. Software default selection highlighted in gray.

3.3 V PCI, 3.3 V PCI-X

Peripheral Component Interface for 3.3 V standard specifies support for 33 MHz and 66 MHz PCI Bus applications.

Table 3-57 •	Minimum and Maximum DC Input and Output Levels
--------------	--

3.3 V PCI/PCI-X		V _{IL}	V	и	V _{OL}	V _{OH}	I _{OL}	I _{OH}	I _{OSL}	I _{OSH}	I _{IL}	I _{IH}
Drive Strength	Min, V	Max, V	Min, V	Max, V	Max, V	Min, V	mA	mA	Max, mA ¹	Max, mA ¹	μA ²	μA ²
Per PCI specification		Per PCI curves							10	10		

Notes:

1. Currents are measured at high temperature (100°C junction temperature) and maximum voltage.

2. Currents are measured at 85°C junction temperature.

AC loadings are defined per the PCI/PCI-X specifications for the datapath; Actel loadings for enable path characterization are described in Figure 3-10.




Figure 3-10 • AC Loading

AC loading are defined per PCI/PCI-X specifications for the datapath; Actel loading for tristate is described in Table 3-58.

Table 3-58 • AC Waveforms, Measuring Points, and Capacitive Loads

Input Low (V)	Input High (V)	Measuring Point* (V)	C _{LOAD} (pF)
0	3.3	0.285 * V_{CCI} for $t_{DP(R)}$	10
		0.615 * V_{CCI} for $t_{DP(F)}$	

Note: *Measuring point = V_{trip} . See Table 3-17 on page 3-16 for a complete table of trip points.

Timing Characteristics

Table 3-59 • 3.3 V PCI/PCI-X, Commercial-Case Conditions: T_J = 70°C, Worst Case V_{CC} = 1.425 V, Worst Case V_{CCI} = 3.0 V Applicable to Advanced I/O Banks

Speed Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{EOUT}	t _{ZL}	t _{ZH}	t _{LZ}	t _{HZ}	t _{ZLS}	t _{zHS}	Units
-F	0.79	3.22	0.05	1.04	0.51	3.28	2.34	3.86	4.30	5.97	5.03	ns
Std.	0.66	2.68	0.04	0.86	0.43	2.73	1.95	3.21	3.58	4.97	4.19	ns
-1	0.56	2.28	0.04	0.73	0.36	2.32	1.66	2.73	3.05	4.22	3.56	ns
-2	0.49	2.00	0.03	0.65	0.32	2.04	1.46	2.40	2.68	3.71	3.13	ns

Note: For specific junction temperature and voltage-supply levels, refer to Table 3-6 on page 3-4 for derating values.

Table 3-60 • 3.3 V PCI/PCI-X,

Commercial-Case Conditions: $T_J = 70^{\circ}$ C, Worst Case $V_{CC} = 1.425$ V, Worst Case $V_{CCI} = 3.0$ V Applicable to Standard+ I/O Banks

Speed Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{EOUT}	t _{ZL}	t _{ZH}	t _{LZ}	t _{HZ}	t _{ZLS}	t _{zHS}	Units
F	0.79	2.77	0.05	1.02	0.51	2.82	2.05	3.35	3.87	5.51	4.73	ns
Std.	0.66	2.31	0.04	0.85	0.43	2.35	1.70	2.79	3.22	4.59	3.94	ns
-1	0.56	1.96	0.04	0.72	0.36	2.00	1.45	2.37	2.74	3.90	3.35	ns
-2	0.49	1.72	0.03	0.64	0.32	1.76	1.27	2.08	2.41	3.42	2.94	ns



Differential I/O Characteristics

Physical Implementation

Configuration of the I/O modules as a differential pair is handled by Actel Designer software when the user instantiates a differential I/O macro in the design.

Differential I/Os can also be used in conjunction with the embedded Input Register (InReg), Output Register (OutReg), Enable Register (EnReg), and Double Data Rate (DDR). However, there is no support for bidirectional I/Os or tristates with the LVPECL standards.

LVDS

Low-Voltage Differential Signal (ANSI/TIA/EIA-644) is a high-speed, differential I/O standard. It requires that one

data bit is carried through two signal lines, so two pins are needed. It also requires external resistor termination.

The full implementation of the LVDS transmitter and receiver is shown in an example in Figure 3-11. The building blocks of the LVDS transmitter-receiver are one transmitter macro, one receiver macro, three board resistors at the transmitter end, and one resistor at the receiver end. The values for the three driver resistors are different from those used in the LVPECL implementation, because the output standard specifications are different.

Along with the LVDS IO, ProASIC3 also will support BusLVDS structure and Multi-Drop LVDS (M-LVDS) configuration (up to 40 nodes).




Figure 3-11 • LVDS Circuit Diagram and Board-Level Implementation

Table 3-61 •	Minimum and Maximum DC Input and Output Levels
--------------	--

DC Parameter	Description	Min.	Тур.	Max.	Units
V _{CCI}	Supply Voltage	2.375	2.5	2.625	V
V _{OL}	Output Low Voltage	0.9	1.075	1.25	V
V _{OH}	Output High Voltage	1.25	1.425	1.6	V
V _I	Input Voltage	0	-	2.925	V
V _{ODIFF} Differential Output Voltage		250	350	450	mV
V _{OCM}	Output Common Mode Voltage	1.125	1.25	1.375	V
/ _{ICM} Input Common Mode Voltage		0.05	1.25	2.35	V
V _{IDIFF}	Input Differential Voltage	100	350	_	mV

Notes:

1. ±5%

2. Differential input voltage = \pm 350 mV.

Table 3-62 AC Waveforms, Measuring Points, and Capacitive Loads

Input Low (V)	Input High (V)	Measuring Point* (V)		
1.075	1.325	Cross point		

Note: *Measuring point = $V_{trip.}$ See Table 3-6 on page 3-4 for a complete table of trip points.

Timing Characteristics

Table 3-63 • LVDS

```
Commercial-Case Conditions: T_J = 70^{\circ}C, Worst Case V_{CC} = 1.425 V, Worst Case V_{CCI} = 2.3 V
```

Speed Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	Units
F	0.79	2.20	0.05	1.92	ns
Std.	0.66	1.83	0.04	1.60	ns
-1	0.56	1.56	0.04	1.36	ns
-2	0.49	1.37	0.03	1.20	ns

Note: For specific junction temperature and voltage-supply levels, refer to Table 3-6 on page 3-4 for derating values.

BLVDS/M-LVDS

Bus LVDS (BLVDS) and Multipoint LVDS (M-LVDS) specifications extend the existing LVDS standard to highperformance multipoint bus applications. Multidrop and multipoint bus configurations may contain any combination of drivers, receivers and transceivers. Actel LVDS drivers provide the higher drive current required by BLVDS and M-LVDS to accommodate the loading. The driver requires series terminations for better signal quality and to control voltage swing. Termination is also required at both ends of the bus since the driver can be located anywhere on the bus. These configurations can be implemented using TRIBUF_LVDS and BIBUF_LVDS macros along with appropriate terminations. Multipoint designs using Actel LVDS macros can achieve upto 200 MHz with a maximum of 20 loads. A sample application is given in Figure 3-12. The input and output buffer delays are available in the LVDS section in Table 3-63.

Example: For a bus consisting of 20 equidistant loads, the following terminations provide the required differential voltage, in worst case Industrial operating conditions, at the farthest receiver: $R_S = 60 \Omega$ and $R_T = 70 \Omega$, given $Z_0 = 50 \Omega$ (2") and a $Z_{stub} = 50 \Omega$ (~1.5").




Figure 3-12 • BLVDS/M-LVDS Multipoint Application Using LVDS I/O Buffers



LVPECL

Low-Voltage Positive Emitter-Coupled Logic (LVPECL) is another differential I/O standard. It requires that one data bit is carried through two signal lines. Like LVDS, two pins are needed. It also requires external resistor termination. The full implementation of the LVDS transmitter and receiver is shown in an example in Figure 3-13. The building blocks of the LVPECL transmitter-receiver are one transmitter macro, one receiver macro, three board resistors at the transmitter end, and one resistor at the receiver end. The values for the three driver resistors are different from those used in the LVDS implementation, because the output standard specifications are different.




Figure 3-13 • LVPECL Circuit Diagram and Board-Level Implementation

Table 3-64 •	Minimum and Maximum DC Input and Output Levels
--------------	--

DC Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Units
V _{CCI}	Supply Voltage	3	.0	3	.3	3	.6	V
V _{OL}	Output Low Voltage	0.96	1.27	1.06	1.43	1.30	1.57	V
V _{OH}	Output High Voltage	1.8	2.11	1.92	2.28	2.13	2.41	V
V _{IL} , V _{IH}	Input Low, Input High voltages	0	3.3	0	3.6	0	3.9	V
V _{ODIFF}	Differential Output Voltage	0.625	0.97	0.625	0.97	0.625	0.97	V
V _{OCM}	Output Common Mode Voltage	1.762	1.98	1.762	1.98	1.762	1.98	V
V _{ICM}	Input Common Mode Voltage	1.01	2.57	1.01	2.57	1.01	2.57	V
VIDIFF	Input Differential Voltage	300		300		300		mV

Table 3-65 • AC Waveforms, Measuring Points, and Capacitive Loads

Input Low (V)	Input High (V)	Measuring Point* (V)
1.64	1.94	Cross point

Note: *Measuring point = V_{trip} . See Table 3-17 on page 3-16 for a complete table of trip points.


Timing Characteristics

Table 3-66 • LVPECL

Commercial-Case Conditions: T_J = 70°C, Worst Case V_{CC} = 1.425 V, Worst Case V_{CCI} = 3.0 V

Speed Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	Units
-F	0.79	2.16	0.05	1.69	ns
Std.	0.66	1.80	0.04	1.40	ns
-1	0.56	1.53	0.04	1.19	ns
-2	0.49	1.34	0.03	1.05	ns

I/O Register Specifications



Fully Registered I/O Buffers with Synchronous Enable and Asynchronous Preset


Figure 3-14 • Timing Model of Registered I/O Buffers with Synchronous Enable and Asynchronous Preset



Parameter Name	Parameter Definition	Measuring Nodes (From, To)*
t _{oclkq}	Clock-to-Q of the Output Data Register	H, DOUT
t _{osud}	Data Setup time for the Output Data Register	F, H
t _{OHD}	Data Hold time for the Output Data Register	F, H
t _{osue}	Enable Setup time for the Output Data Register	G, H
t _{OHE}	Enable Hold time for the Output Data Register	G, H
t _{OPRE2Q}	Asynchronous Preset-to-Q of the Output Data Register	L, DOUT
t _{orempre}	Asynchronous Preset removal time for the Output Data Register	L, H
t _{orecpre}	Asynchronous Preset Recovery time for the Output Data Register	L, H
t _{oeclkq}	Clock-to-Q of the Output Enable Register	H, EOUT
t _{oesud}	Data Setup time for the Output Enable Register	J, H
t _{OEHD}	Data Hold time for the Output Enable Register	J, H
t _{OESUE}	Enable Setup time for the Output Enable Register	К, Н
t _{OEHE}	Enable Hold time for the Output Enable Register	К, Н
t _{OEPRE2Q}	Asynchronous Preset-to-Q of the Output Enable Register	I, EOUT
t _{OEREMPRE}	Asynchronous Preset Removal time for the Output Enable Register	I, H
t _{OERECPRE}	Asynchronous Preset Recovery time for the Output Enable Register	I, H
t _{ICLKQ}	Clock-to-Q of the Input Data Register	A, E
t _{ISUD}	Data Setup time for the Input Data Register	С, А
t _{IHD}	Data Hold time for the Input Data Register	С, А
t _{ISUE}	Enable Setup time for the Input Data Register	В, А
t _{IHE}	Enable Hold time for the Input Data Register	В, А
t _{IPRE2Q}	Asynchronous Preset-to-Q of the Input Data Register	D, E
t _{IREMPRE}	Asynchronous Preset Removal time for the Input Data Register	D, A
t _{IRECPRE}	Asynchronous Preset Recovery time for the Input Data Register	D, A

Table 3-67 Parameter Definition and Measuring Nodes

Note: *See Figure 3-14 on page 3-46 for more information.



Fully Registered I/O Buffers with Synchronous Enable and Asynchronous Clear

Figure 3-15 • Timing Model of the Registered I/O Buffers with Synchronous Enable and Asynchronous Clear



Parameter Name	Parameter Definition	Measuring Nodes (From, To)*
t _{oclkq}	Clock-to-Q of the Output Data Register	HH, DOUT
t _{osud}	Data Setup time for the Output Data Register	FF, HH
t _{OHD}	Data Hold time for the Output Data Register	FF, HH
t _{osue}	Enable Setup time for the Output Data Register	GG, HH
t _{OHE}	Enable Hold time for the Output Data Register	GG, HH
t _{oclr2Q}	Asynchronous Clear-to-Q of the Output Data Register	LL, DOUT
t _{oremclr}	Asynchronous Clear Removal time for the Output Data Register	LL, HH
t _{orecclr}	Asynchronous Clear Recovery time for the Output Data Register	LL, HH
t _{oeclkq}	Clock-to-Q of the Output Enable Register	HH, EOUT
t _{oesud}	Data Setup time for the Output Enable Register	JJ, HH
t _{OEHD}	Data Hold time for the Output Enable Register	JJ, HH
t _{oesue}	Enable Setup time for the Output Enable Register	КК, НН
t _{OEHE}	Enable Hold time for the Output Enable Register	КК, НН
t _{oeclr2Q}	Asynchronous Clear-to-Q of the Output Enable Register	II, EOUT
t _{oeremclr}	Asynchronous Clear Removal time for the Output Enable Register	II, HH
t _{oerecclr}	Asynchronous Clear Recovery time for the Output Enable Register	II, HH
t _{ICLKQ}	Clock-to-Q of the Input Data Register	AA, EE
t _{ISUD}	Data Setup time for the Input Data Register	CC, AA
t _{IHD}	Data Hold time for the Input Data Register	CC, AA
t _{ISUE}	Enable Setup time for the Input Data Register	BB, AA
t _{IHE}	Enable Hold time for the Input Data Register	BB, AA
t _{ICLR2Q}	Asynchronous Clear-to-Q of the Input Data Register	DD, EE
t _{IREMCLR}	Asynchronous Clear Removal time for the Input Data Register	DD, AA
t _{IRECCLR}	Asynchronous Clear Recovery time for the Input Data Register	DD, AA

Table 3-68 •	Parameter	Definition and	Measuring Nodes
--------------	-----------	----------------	-----------------

Note: *See Figure 3-15 on page 3-48 for more information.

Input Register




Figure 3-16 • Input Register Timing Diagram

Timing Characteristics

Table 3-69Input Data Register Propagation Delays
Commercial-Case Conditions: TJ = 70°C, Worst Case V_{CC} = 1.425 V

Parameter	Description	-2	-1	Std.	-F	Units
t _{ICLKQ}	Clock-to-Q of the Input Data Register	0.63	0.71	0.84	1.01	ns
t _{ISUD}	Data Setup time for the Input Data Register	0.43	0.49	0.57	0.69	ns
t _{IHD}	Data Hold time for the Input Data Register	0.00	0.00	0.00	0.00	ns
t _{ISUE}	Enable Setup time for the Input Data Register	0.43	0.49	0.57	0.69	ns
t _{IHE}	Enable Hold time for the Input Data Register	0.00	0.00	0.00	0.00	ns
t _{ICLR2Q}	Asynchronous Clear-to-Q of the Input Data Register	0.63	0.71	0.84	1.01	ns
t _{IPRE2Q}	Asynchronous Preset-to-Q of the Input Data Register	0.45	0.51	0.60	0.72	ns
t _{IREMCLR}	Asynchronous Clear Removal time for the Input Data Register	0.00	0.00	0.00	0.00	ns
t _{IRECCLR}	Asynchronous Clear Recovery time for the Input Data Register	0.22	0.25	0.30	0.36	ns
t _{IREMPRE}	Asynchronous Preset Removal time for the Input Data Register	0.00	0.00	0.00	0.00	ns
t _{IRECPRE}	Asynchronous Preset Recovery time for the Input Data Register	0.22	0.25	0.30	0.36	ns
t _{IWCLR}	Asynchronous Clear Minimum Pulse Width for the Input Data Register	0.25	0.28	0.33	0.40	ns
t _{IVVPRE}	Asynchronous Preset Minimum Pulse Width for the Input Data Register	0.25	0.28	0.33	0.40	ns
t _{ICKMPWH}	Clock Minimum Pulse Width High for the Input Data Register	0.36	0.41	0.48	0.58	ns
t _{ICKMPWL}	Clock Minimum Pulse Width Low for the Input Data Register	0.41	0.46	0.54	0.65	ns



Output Register




Figure 3-17 • Output Register Timing Diagram

Timing Characteristics

Table 3-70Output Data Register Propagation Delays
Commercial-Case Conditions: TJ = 70°C, Worst Case V_{CC} = 1.425 V

Parameter	Description	-2	-1	Std.	-F	Units
t _{OCLKQ}	Clock-to-Q of the Output Data Register	0.63	0.71	0.84	1.01	ns
t _{OSUD}	Data Setup time for the Output Data Register	0.43	0.49	0.57	0.69	ns
t _{OHD}	Data Hold time for the Output Data Register	0.00	0.00	0.00	0.00	ns
t _{OSUE}	Enable Setup time for the Output Data Register	0.43	0.49	0.57	0.69	ns
t _{OHE}	Enable Hold time for the Output Data Register	0.00	0.00	0.00	0.00	ns
t _{OCLR2Q}	Asynchronous Clear-to-Q of the Output Data Register	0.63	0.71	0.84	1.01	ns
t _{OPRE2Q}	Asynchronous Preset-to-Q of the Output Data Register	0.45	0.51	0.60	0.72	ns
t _{OREMCLR}	Asynchronous Clear Removal time for the Output Data Register	0.00	0.00	0.00	0.00	ns
t _{ORECCLR}	Asynchronous Clear Recovery time for the Output Data Register	0.22	0.25	0.30	0.36	ns
t _{OREMPRE}	Asynchronous Preset Removal time for the Output Data Register	0.00	0.00	0.00	0.00	ns
t _{ORECPRE}	Asynchronous Preset Recovery time for the Output Data Register	0.22	0.25	0.30	0.36	ns
t _{owclr}	Asynchronous Clear Minimum Pulse Width for the Output Data Register	0.25	0.28	0.33	0.40	ns
t _{OWPRE}	Asynchronous Preset Minimum Pulse Width for the Output Data Register	0.25	0.28	0.33	0.40	ns
t _{ockmpwh}	Clock Minimum Pulse Width High for the Output Data Register	0.36	0.41	0.48	0.58	ns
t _{OCKMPWL}	Clock Minimum Pulse Width Low for the Output Data Register	0.41	0.46	0.54	0.65	ns

Output Enable Register




Figure 3-18 • Output Enable Register Timing Diagram

Timing Characteristics

Table 3-71Output Enable Register Propagation Delays
Commercial-Case Conditions: TJ = 70°C, Worst Case V_{CC} = 1.425 V

Parameter	Description	-2	-1	Std.	-F	Units
t _{OECLKQ}	Clock-to-Q of the Output Enable Register	0.63	0.71	0.84	1.01	ns
t _{OESUD}	Data Setup time for the Output Enable Register	0.43	0.49	0.57	0.69	ns
t _{OEHD}	Data Hold time for the Output Enable Register	0.00	0.00	0.00	0.00	ns
t _{OESUE}	Enable Setup time for the Output Enable Register	0.43	0.49	0.57	0.69	ns
t _{OEHE}	Enable Hold time for the Output Enable Register	0.00	0.00	0.00	0.00	ns
t _{OECLR2Q}	Asynchronous Clear-to-Q of the Output Enable Register	0.63	0.71	0.84	1.01	ns
t _{OEPRE2Q}	Asynchronous Preset-to-Q of the Output Enable Register	0.45	0.51	0.60	0.72	ns
t _{OEREMCLR}	Asynchronous Clear Removal time for the Output Enable Register	0.00	0.00	0.00	0.00	ns
t _{OERECCLR}	Asynchronous Clear Recovery time for the Output Enable Register	0.22	0.25	0.30	0.36	ns
t _{OEREMPRE}	Asynchronous Preset Removal time for the Output Enable Register	0.00	0.00	0.00	0.00	ns
t _{OERECPRE}	Asynchronous Preset Recovery time for the Output Enable Register	0.22	0.25	0.30	0.36	ns
t _{OEWCLR}	Asynchronous Clear Minimum Pulse Width for the Output Enable Register	0.25	0.28	0.33	0.40	ns
t _{OEWPRE}	Asynchronous Preset Minimum Pulse Width for the Output Enable Register	0.25	0.28	0.33	0.40	ns
t _{oeckmpwh}	Clock Minimum Pulse Width High for the Output Enable Register	0.36	0.41	0.48	0.58	ns
t _{oeckmpwl}	Clock Minimum Pulse Width Low for the Output Enable Register	0.41	0.46	0.54	0.65	ns



DDR Module Specifications

Input DDR Module




Figure 3-19 • Input DDR Timing Model

Table 3-72 • Parameter Definitions

Parameter Name	Parameter Definition	Measuring Nodes (From, To)
t _{DDRICLKQ1}	Clock-to-Out Out_QR	B, D
t _{DDRICLKQ2}	Clock-to-Out Out_QF	B, E
t _{DDRISUD}	Data Setup time of DDR input	А, В
t _{DDRIHD}	Data Hold time of DDR input	А, В
t _{DDRICLR2Q1}	Clear-to-Out Out_QR	C, D
t _{DDRICLR2Q2}	Clear-to-Out Out_QF	С, Е
t _{DDRIREMCLR}	Clear Removal	С, В
t _{DDRIRECCLR}	Clear Recovery	С, В




Figure 3-20 • Input DDR Timing Diagram

Timing Characteristics

Table 3-73Input DDR Propagation Delays
Commercial-Case Conditions: TJ = 70°C, Worst Case VCC = 1.425 V

Parameter	Description	-2	-1	Std.	-F	Units
t _{DDRICLKQ1}	Clock-to-Out Out_QR for Input DDR	0.63	0.71	0.84	1.01	ns
t _{DDRICLKQ2}	Clock-to-Out Out_QF for Input DDR	0.63	0.71	0.84	1.01	ns
t _{DDRISUD}	Data Setup for Input DDR	0.53	0.61	0.71	0.86	ns
t _{DDRIHD}	Data Hold for Input DDR	0.00	0.00	0.00	0.00	ns
t _{DDRICLR2Q1}	Asynchronous Clear-to-Out Out_QR for Input DDR	0.57	0.65	0.76	0.91	ns
t _{DDRICLR2Q2}	Asynchronous Clear-to-Out Out_QF for Input DDR	0.57	0.65	0.76	0.91	ns
t _{DDRIREMCLR}	Asynchronous Clear Removal time for Input DDR	0.00	0.00	0.00	0.00	ns
t _{DDRIRECCLR}	Asynchronous Clear Recovery time for Input DDR	0.22	0.25	0.30	0.36	ns
t _{DDRIWCLR}	Asynchronous Clear Minimum Pulse Width for Input DDR					ns
t _{DDRICKMPWH}	Clock Minimum Pulse Width High for Input DDR					ns
t _{DDRICKMPWL}	Clock Minimum Pulse Width Low for Input DDR					ns
F _{DDRIMAX}	Maximum Frequency for Input DDR					MHz



Output DDR Module




Figure 3-21 • Output DDR Timing Model

Table 3-74Parameter Definitions

Parameter Name	Parameter Definition	Measuring Nodes (From, To)
t _{DDROCLKQ}	Clock-to-Out	B, E
t _{DDROCLR2Q}	Asynchronous Clear-to-Out	С, Е
t _{DDROREMCLR}	Clear Removal	С, В
t _{ddrorecclr}	Clear Recovery	С, В
t _{DDROSUD1}	Data Setup Data_F	А, В
t _{DDROSUD2}	Data Setup Data_R	D, B
t _{DDROHD1}	Data Hold Data_F	А, В
t _{DDROHD2}	Data Hold Data_R	D, B




Figure 3-22 • Output DDR Timing Diagram

Timing Characteristics

Table 3-75Output DDR Propagation DelaysCommercial-Case Conditions: TJ = 70°C, Worst Case V_{CC} = 1.425 V

Parameter	Description	-2	-1	Std.	-F	Units
t _{DDROCLKQ}	Clock-to-Out of DDR for Output DDR	0.63	0.71	0.84	1.01	ns
t _{DDROSUD1}	Data_F Data Setup for Output DDR	0.43	0.49	0.57	0.69	ns
t _{DDROSUD2}	Data_R Data Setup for Output DDR	0.43	0.49	0.57	0.69	ns
t _{DDROHD1}	Data_F Data Hold for Output DDR	0.00	0.00	0.00	0.00	ns
t _{DDROHD2}	Data_R Data Hold for Output DDR	0.00	0.00	0.00	0.00	ns
t _{ddroclr2Q}	Asynchronous Clear-to-Out for Output DDR	0.57	0.65	0.76	0.91	ns
t _{ddroremclr}	Asynchronous Clear Removal time for Output DDR	0.00	0.00	0.00	0.00	ns
t _{ddrorecclr}	Asynchronous Clear Recovery time for Output DDR	0.22	0.25	0.30	0.36	ns
t _{DDROWCLR1}	Asynchronous Clear Minimum Pulse Width for Output DDR					ns
t _{DDROCKMPWH}	Clock Minimum Pulse Width High for the Output DDR					ns
t _{ddrockmpwl}	Clock Minimum Pulse Width Low for the Output DDR					ns
F _{DDOMAX}	Maximum Frequency for the Output DDR					MHz



VersaTile Characteristics

VersaTile Specifications as a Combinatorial Module

The ProASIC3 library offers all combinations of LUT-3 combinatorial functions. In this section, timing characteristics are presented for a sample of the library. For more details, refer to the *ProASIC3/E Macro Library Guide*.




Figure 3-23 • Sample of Combinatorial Cells




Figure 3-24 • Timing Model and Waveforms

Timing Characteristics

	Commercial-Case Conditions. $T_j = 70$ C, worst case $v_{CC} = 1.425$ V											
Combinatorial Cell	Equation	Parameter	-2	-1	Std.	-F	Units					
INV	Y = !A	t _{PD}	0.40	0.46	0.54	0.65	ns					
AND2	$Y=A\cdotB$	t _{PD}	0.47	0.54	0.63	0.76	ns					
NAND2	$Y = !(A \cdot B)$	t _{PD}	0.47	0.54	0.63	0.76	ns					
OR2	Y = A + B	t _{PD}	0.49	0.55	0.65	0.78	ns					
NOR2	Y = !(A + B)	t _{PD}	0.49	0.55	0.65	0.78	ns					
XOR2	$Y = A \bigoplus B$	t _{PD}	0.74	0.84	0.99	1.19	ns					
MAJ3	Y = MAJ (A, B, C)	t _{PD}	0.70	0.79	0.93	1.12	ns					
XOR3	$Y = A \oplus B \oplus C$	t _{PD}	0.87	1.00	1.17	1.41	ns					
MUX2	Y = A !S + B S	t _{PD}	0.51	0.58	0.68	0.81	ns					
AND3	$Y = A \cdot B \cdot C$	t _{PD}	0.56	0.64	0.75	0.90	ns					

Table 3-76 • Combinatorial Cell Propagation Delays Commercial-Case Conditions: T₁ = 70°C, Worst Case V_{CC} = 1.425 V

Note: For specific junction temperature and voltage-supply levels, refer to Table 3-6 on page 3-4 for derating values.

VersaTile Specifications as a Sequential Module

The ProASIC3 library offers a wide variety of sequential cells including flip-flops and latches. Each have a data input and optional Enable, Clear, or Preset. In this section, timing characteristics are presented for a representative sample from the library. For more details, refer to the *ProASIC3/E Macro Library Guide*.




Figure 3-25 • Sample of Sequential Cells




Figure 3-26 • Timing Model and Waveforms

Timing Characteristics

Table 3-77Register Delays

```
Commercial-Case Conditions: T_J = 70^{\circ}C, Worst Case V<sub>CC</sub> = 1.425 V
```

Parameter	Description	-2	-1	Std.	-F	Units
t _{CLKQ}	Clock-to-Q of the Core Register	0.55	0.63	0.74	0.89	ns
t _{SUD}	Data Setup time for the Core Register	0.43	0.49	0.57	0.69	ns
t _{HD}	Data Hold time for the Core Register	0.00	0.00	0.00	0.00	ns
t _{SUE}	Enable Setup time for the Core Register	0.45	0.52	0.61	0.73	ns
t _{HE}	Enable Hold time for the Core Register	0.00	0.00	0.00	0.00	ns
t _{CLR2Q}	Asynchronous Clear-to-Q of the Core Register	0.40	0.45	0.53	0.64	ns
t _{PRE2Q}	Asynchronous Preset-to-Q of the Core Register	0.40	0.45	0.53	0.64	ns
t _{REMCLR}	Asynchronous Clear Removal time for the Core Register	0.00	0.00	0.00	0.00	ns
t _{RECCLR}	Asynchronous Clear Recovery time for the Core Register	0.22	0.25	0.30	0.36	ns
t _{REMPRE}	Asynchronous Preset Removal time for the Core Register	0.00	0.00	0.00	0.00	ns
t _{RECPRE}	Asynchronous Preset Recovery time for the Core Register	0.22	0.25	0.30	0.36	ns
t _{WCLR}	Asynchronous Clear Minimum Pulse Width for the Core Register	0.25	0.28	0.33	0.40	ns
t _{WPRE}	Asynchronous Preset Minimum Pulse Width for the Core Register	0.25	0.28	0.33	0.40	ns
t _{CKMPWH}	Clock Minimum Pulse Width High for the Core Register	0.36	0.41	0.48	0.58	ns
t _{CKMPWL}	Clock Minimum Pulse Width Low for the Core Register	0.41	0.46	0.54	0.65	ns



Global Resource Characteristics

A3P250 Clock Tree Topology

Clock delays are device-specific. Figure 3-27 is an example of a global tree used for clock routing. The global tree presented in Figure 3-27 is driven by a CCC located on the west side of the A3P250 device. It is used to drive all D-flip-flops in the device.




Figure 3-27 • Example of Global Tree Use in an A3P250 Device for Clock Routing

Global Tree Timing Characteristics

Global clock delays include the central rib delay, the spine delay, and the row delay. Delays do not include I/O input buffer clock delays, as these are I/O standard dependent and the clock may be driven and conditioned internally by the CCC module. For more details on clock conditioning capabilities, refer to the "Clock Conditioning Circuits" section on page 2-13. Table 3-78 to Table 3-83 on page 3-64 present minimum and maximum global clock delays within each device. Minimum and maximum delays are measured with minimum and maximum loading.

Timing Characteristics

Table 3-78 • A3P060 Global Resource

```
Commercial-Case Conditions: T<sub>J</sub> = 70°C, V<sub>CC</sub> = 1.425 V
```

		-	2	-	1	St	d.	-	F	
Parameter	Description	Min. ¹	Max. ²	Units						
t _{RCKL}	Input Low Delay for Global Clock	0.71	0.93	0.81	1.05	0.95	1.24	1.14	1.49	ns
t _{RCKH}	Input High Delay for Global Clock	0.70	0.96	0.80	1.09	0.94	1.28	1.13	1.54	ns
	Minimum Pulse Width High for Global Clock									ns
	Minimum Pulse Width Low for Global Clock									ns
t _{rcksw}	Maximum Skew for Global Clock		0.26		0.29		0.34		0.41	ns
F _{rmax}	Maximum Frequency for Global Clock									MHz

Notes:

1. Value reflects minimum load. The delay is measured from the CCC output to the clock pin of a sequential element, located in a lightly loaded row (single element is connected to the global net).

2. Value reflects maximum load. The delay is measured on the clock pin of the farthest sequential element, located in a fully loaded row (all available flip-flops are connected to the global net in the row).

3. For specific junction temperature and voltage-supply levels, refer to Table 3-6 on page 3-4 for derating values.

Table 3-79 A3P125 Global Resource

		–2 –1 Std.		td.	-					
Parameter	Description	Min. ¹	Max. ²	Units						
t _{RCKL}	Input Low Delay for Global Clock	0.77	0.99	0.87	1.12	1.03	1.32	1.24	1.58	ns
t _{RCKH}	Input High Delay for Global Clock	0.76	1.02	0.87	1.16	1.02	1.37	1.23	1.64	ns
	Minimum Pulse Width High for Global Clock									ns
-INCINITIVE	Minimum Pulse Width Low for Global Clock									ns
t _{rcksw}	Maximum Skew for Global Clock		0.26		0.29		0.34		0.41	ns
F _{rmax}	Maximum Frequency for Global Clock									MHz

Notes:

2. Value reflects maximum load. The delay is measured on the clock pin of the farthest sequential element, located in a fully loaded row (all available flip-flops are connected to the global net in the row).

^{1.} Value reflects minimum load. The delay is measured from the CCC output to the clock pin of a sequential element, located in a lightly loaded row (single element is connected to the global net).

Table 3-80A3P250 Global Resource

		-	-2 -1 Std.		-					
Parameter	Description	Min. ¹	Max. ²	Units						
t _{RCKL}	Input Low Delay for Global Clock	0.80	1.01	0.91	1.15	1.07	1.36	1.28	1.63	ns
t _{RCKH}	Input High Delay for Global Clock	0.78	1.04	0.89	1.18	1.04	1.39	1.25	1.66	ns
	Minimum Pulse Width High for Global Clock									ns
-NCKIVIF VVL	Minimum Pulse Width Low for Global Clock									ns
t _{rcksw}	Maximum Skew for Global Clock		0.26		0.29		0.34		0.41	ns
F _{rmax}	Maximum Frequency for Global Clock									MHz

Commercial-Case Conditions: $T_J = 70^{\circ}C$, $V_{CC} = 1.425 V$

Notes:

1. Value reflects minimum load. The delay is measured from the CCC output to the clock pin of a sequential element, located in a lightly loaded row (single element is connected to the global net).

2. Value reflects maximum load. The delay is measured on the clock pin of the farthest sequential element, located in a fully loaded row (all available flip-flops are connected to the global net in the row).

3. For specific junction temperature and voltage-supply levels, refer to Table 3-6 on page 3-4 for derating values.

Table 3-81 • A3P400 Global Resource

Commercial-Case Conditions: T_J = 70°C, V_{CC} = 1.425 V

		-	-2	-	1	St	d.	-	F	
Parameter	Description	Min. ¹	Max. ²	Units						
t _{RCKL}	Input Low Delay for Global Clock	0.87	1.09	0.99	1.24	1.17	1.46	1.40	1.75	ns
t _{RCKH}	Input High Delay for Global Clock	0.86	1.11	0.98	1.27	1.15	1.49	1.38	1.79	ns
	Minimum Pulse Width High for Global Clock									ns
	Minimum Pulse Width Low for Global Clock									ns
t _{RCKSW}	Maximum Skew for Global Clock		0.26		0.29		0.34		0.41	ns
F _{RMAX}	Maximum Frequency for Global Clock									Mhz

Notes:

1. Value reflects minimum load. The delay is measured from the CCC output to the clock pin of a sequential element, located in a lightly loaded row (single element is connected to the global net).

2. Value reflects maximum load. The delay is measured on the clock pin of the farthest sequential element, located in a fully loaded row (all available flip-flops are connected to the global net in the row).

Table 3-82 • A3P600 Global Resource

```
Commercial-Case Conditions: T<sub>J</sub> = 70°C, V<sub>CC</sub> = 1.425 V
```

			-2		-1		Std.		-F	
Parameter	Description	Min. ¹	Max. ²	Units						
t _{RCKL}	Input Low Delay for Global Clock	0.87	1.09	0.99	1.24	1.17	1.46	1.40	1.75	ns
t _{RCKH}	Input High Delay for Global Clock	0.86	1.11	0.98	1.27	1.15	1.49	1.38	1.79	ns
	Minimum Pulse Width High for Global Clock									ns
	Minimum Pulse Width Low for Global Clock									ns
t _{rcksw}	Maximum Skew for Global Clock		0.26		0.29		0.34		0.41	ns
F _{rmax}	Maximum Frequency for Global Clock									MHz

Notes:

1. Value reflects minimum load. The delay is measured from the CCC output to the clock pin of a sequential element, located in a lightly loaded row (single element is connected to the global net).

2. Value reflects maximum load. The delay is measured on the clock pin of the farthest sequential element, located in a fully loaded row (all available flip-flops are connected to the global net in the row).

3. For specific junction temperature and voltage-supply levels, refer to Table 3-6 on page 3-4 for derating values.

Table 3-83A3P1000 Global Resource

Commercial-Case Conditions: T_J = 70°C, V_{CC} = 1.425 V

		-	2	-	·1	St	d.	-	F	
Parameter	Description	Min. ¹	Max. ²	Units						
t _{RCKL}	Input Low Delay for Global Clock	0.94	1.16	1.07	1.32	1.26	1.55	1.51	1.86	ns
t _{RCKH}	Input High Delay for Global Clock	0.93	1.19	1.06	1.35	1.24	1.59	1.49	1.91	ns
	Minimum Pulse Width High for Global Clock									ns
-NCKIVIEVVL	Minimum Pulse Width Low for Global Clock									ns
t _{rcksw}	Maximum Skew for Global Clock		0.26		0.29		0.35		0.41	ns
F _{RMAX}	Maximum Frequency for Global Clock									MHz

Notes:

1. Value reflects minimum load. The delay is measured from the CCC output to the clock pin of a sequential element, located in a lightly loaded row (single element is connected to the global net).

2. Value reflects maximum load. The delay is measured on the clock pin of the farthest sequential element, located in a fully loaded row (all available flip-flops are connected to the global net in the row).



Embedded SRAM and FIFO Characteristics

SRAM




Figure 3-28 • RAM Models

Timing Waveforms




Figure 3-29 • RAM Read for Pass-Through Output




Figure 3-30 • **RAM Read for Pipelined Output**






Figure 3-31 • RAM Write, Output Retained (WMODE = 0)






Figure 3-32 • RAM Write, Output as Write Data (WMODE = 1)










Figure 3-34 • RAM Reset

Timing Characteristics

Table 3-84 • RAM4K9

Commercial-Case Conditions: $T_J = 70^{\circ}$ C, Worst Case V_{CC} = 1.425 V

Description	-2	-1	Std.	-F	Units
Address Setup time	0.25	0.28	0.33	0.40	ns
Address Hold time	0.00	0.00	0.00	0.00	ns
REN_B,WEN_B Setup time	0.14	0.16	0.19	0.23	ns
REN_B, WEN_B Hold time	0.10	0.11	0.13	0.16	ns
BLK_B Setup time	0.23	0.27	0.31	0.37	ns
BLK_B Hold time	0.02	0.02	0.02	0.03	ns
Input data (DI) Setup time	0.18	0.21	0.25	0.29	ns
Input data (DI) Hold time	0.00	0.00	0.00	0.00	ns
Clock High to New Data Valid on DO (output retained, WMODE = 0)	1.79	2.03	2.39	2.87	ns
Clock High to New Data Valid on DO (pass-through, WMODE = 1)	2.36	2.68	3.15	3.79	ns
Clock HIGH to New Data Valid on DO (pipelined)	0.89	1.02	1.20	1.44	ns
RESET_B Low to Data Out Low on DO (pass-through)	0.92	1.05	1.23	1.48	ns
RESET_B Low to Data Out Low on DO (pipelined)	0.92	1.05	1.23	1.48	ns
RESET_B Removal	0.25	0.28	0.33	0.40	ns
RESET_B Recovery	1.49	1.68	1.98	2.38	ns
RESET_B Minimum Pulse Width	0.22	0.25	0.29	0.35	ns
Clock Cycle time	1.99	2.26	2.66	3.19	ns
	Address Setup timeAddress Hold timeREN_B,WEN_B Setup timeREN_B,WEN_B Hold timeBLK_B Setup timeBLK_B Hold timeInput data (DI) Setup timeInput data (DI) Hold timeClock High to New Data Valid on DO (output retained, WMODE = 0)Clock High to New Data Valid on DO (pipelined)RESET_B Low to Data Out Low on DO (pipelined)RESET_B RemovalRESET_B RecoveryRESET_B Minimum Pulse Width	Address Setup time0.25Address Hold time0.00REN_B,WEN_B Setup time0.14REN_B, WEN_B Hold time0.10BLK_B Setup time0.23BLK_B Hold time0.02Input data (DI) Setup time0.18Input data (DI) Hold time0.00Clock High to New Data Valid on DO (output retained, WMODE = 0)1.79Clock High to New Data Valid on DO (pipelined)0.89RESET_B Low to Data Out Low on DO (pipelined)0.92RESET_B Removal0.25RESET_B Recovery1.49RESET_B Minimum Pulse Width0.22	Address Setup time 0.25 0.28 Address Hold time 0.00 0.00 REN_B,WEN_B Setup time 0.14 0.16 REN_B, WEN_B Hold time 0.10 0.11 BLK_B Setup time 0.23 0.27 BLK_B Hold time 0.02 0.02 Input data (DI) Setup time 0.18 0.21 Input data (DI) Hold time 0.00 0.00 Clock High to New Data Valid on DO (output retained, WMODE = 0) 1.79 2.03 Clock High to New Data Valid on DO (pass-through, WMODE = 1) 2.36 2.68 Clock HIGH to New Data Valid on DO (pipelined) 0.92 1.05 RESET_B Low to Data Out Low on DO (pipelined) 0.92 1.05 RESET_B Removal 0.25 0.28 RESET_B Recovery 1.49 1.68 RESET_B Minimum Pulse Width 0.22 0.25	Address Setup time0.250.280.33Address Hold time0.000.000.00REN_B,WEN_B Setup time0.140.160.19REN_B, WEN_B Hold time0.100.110.13BLK_B Setup time0.230.270.31BLK_B Hold time0.020.020.02Input data (DI) Setup time0.180.210.25Input data (DI) Hold time0.000.000.00Clock High to New Data Valid on DO (output retained, WMODE = 0)1.792.032.39Clock High to New Data Valid on DO (pipelined)0.891.021.20RESET_B Low to Data Out Low on DO (pipelined)0.921.051.23RESET_B Removal0.250.280.33RESET_B Recovery1.491.681.98RESET_B Minimum Pulse Width0.220.250.29	Address Setup time0.250.280.330.40Address Hold time0.000.000.000.00REN_B,WEN_B Setup time0.140.160.190.23REN_B, WEN_B Hold time0.100.110.130.16BLK_B Setup time0.230.270.310.37BLK_B Hold time0.020.020.020.03Input data (DI) Setup time0.180.210.250.29Input data (DI) Hold time0.000.000.000.00Clock High to New Data Valid on DO (output retained, WMODE = 0)1.792.032.392.87Clock High to New Data Valid on DO (pipelined)0.891.021.201.44RESET_B Low to Data Out Low on DO (pipelined)0.921.051.231.48RESET_B Removal0.250.280.330.40RESET_B Recovery1.491.681.982.38RESET_B Minimum Pulse Width0.220.250.290.35

Note: For specific junction temperature and voltage-supply levels, refer to Table 3-6 on page 3-4 for derating values.

Table 3-85 • **RAM512X18**

Commercial-Case Conditions: T_J = 70°C, Worst Case V_{CC} = 1.425 V

Parameter	Description	-2	-1	Std.	-F	Units
t _{AS}	Address Setup time	0.25	0.28	0.33	0.40	ns
t _{AH}	Address Hold time	0.00	0.00	0.00	0.00	ns
t _{ENS}	REN_B,WEN_B Setup time	0.18	0.20	0.24	0.28	ns
t _{ENH}	REB_B, WEN_B Hold time	0.06	0.07	0.08	0.09	ns
t _{DS}	Input data (DI) Setup time	0.18	0.21	0.25	0.29	ns
tDH	Input data (DI) Hold time	0.00	0.00	0.00	0.00	ns
t _{CKQ1}	Clock High to New Data Valid on DO (output retained, WMODE = 0)	2.16	2.46	2.89	3.47	ns
t _{CKQ2}	Clock High to New Data Valid on DO (pipelined)	0.90	1.02	1.20	1.44	ns
t _{RSTBQ}	RESET_B Low to Data Out Low on DO (pass-through)	0.92	1.05	1.23	1.48	ns
	RESET_B Low to Data Out Low on DO (pipelined)	0.92	1.05	1.23	1.48	ns
t _{remrstb}	RESET_B Removal	0.25	0.28	0.33	0.40	ns
t _{recrstb}	RESET_B Recovery	1.49	1.68	1.98	2.38	ns
t _{MPWRSTB}	RESET_B Minimum Pulse Width	0.22	0.25	0.29	0.35	ns
t _{CYC}	Clock Cycle time	1.99	2.26	2.66	3.19	ns



FIFO






Figure 3-35 • FIFO Model


Timing Waveforms

















Timing Characteristics

Table 3-86 • FIFO

Commercial-Case Conditions: T_J = 70°C, V_{CC} = 1.425 V

Parameter	Description	-2	-1	Std.	-F	Units
t _{ENS}	REN_B,WEN_B Setup time	0.21	0.24	0.29	0.35	ns
t _{ENH}	REN_B, WEN_B Hold time	0.02	0.02	0.02	0.03	ns
t _{BKS}	BLK_B Setup time	0.19	0.22	0.26	0.31	ns
t _{BKH}	BLK_B Hold time	0.00	0.00	0.00	0.00	ns
t _{DS}	Input data (DI) Setup time	0.18	0.21	0.25	0.29	ns
t _{DH}	Input data (DI) Hold time	0.00	0.00	0.00	0.00	ns
t _{CKQ1}	Clock High to New Data Valid on DO (pass-through)	2.36	2.68	3.15	3.79	ns
t _{CKQ2}	Clock High to New Data Valid on DO (pipelined)	0.89	1.02	1.20	1.44	ns
t _{RCKEF}	RCLK High to Empty Flag Valid	1.72	1.96	2.30	2.76	ns
t _{WCKFF}	WCLK High to Full Flag Valid	1.63	1.86	2.18	2.62	ns
t _{CKAF}	Clock High to Almost Empty/Full Flag Valid	3.77	4.30	5.05	6.07	ns
t _{RSTFG}	RESET_B Low to Empty/Full Flag valid	1.69	1.93	2.27	2.72	ns
t _{RSTAF}	RESET_B Low to Almost-Empty/Full Flag Valid	3.66	4.17	4.90	5.89	ns
t _{RSTBQ}	RESET_B Low to Data out Low on DO (pass-through)	0.92	1.05	1.23	1.48	ns
	RESET_B Low to Data out Low on DO (pipelined)	0.92	1.05	1.23	1.48	ns
t _{remrstb}	RESET_B Removal	0.25	0.28	0.33	0.39	ns
t _{RECRSTB}	RESET_B Recovery	1.46	1.65	1.94	2.33	ns
t _{MPWRSTB}	RESET_B Minimum Pulse Width	0.20	0.23	0.27	0.32	ns
t _{CYC}	Clock Cycle time	1.85	2.09	2.46	2.95	ns



Embedded FlashROM Characteristics




Figure 3-41 • Timing Diagram

Timing Characteristics

Table 3-87 • Embedded FlashROM Access Time

Parameter	Description	-2	-1	Std.	Units
t _{SU}	Address setup Time	TBD	TBD	TBD	ns
t _{HOLD}	Address Hold Time	TBD	TBD	TBD	ns
t _{CK2Q}	Clock to out	TBD	TBD	TBD	ns
FMAX	Maximum Clock frequency	TBD	TBD	TBD	MHz

JTAG 1532 Characteristics

JTAG timing delays do not include JTAG I/Os. To obtain complete JTAG timing, add I/O buffer delays to the corresponding standard selected, refer to the I/O Timing characteristics for more details.

Timing Characteristics

Table 3-88 • JTAG 1532


Commercial-Case Conditions: T_J = 70°C, Worst Case V_{CC} = 1.425 V

Parameter	Description	-2	-1	Std.	Units
t _{DISU}	Test Data Input Setup Time				ns
t _{DIHD}	Test Data Input Hold Time				ns
t _{TMSSU}	Test Mode Select Setup Time				ns
t _{TMDHD}	Test Mode Select Hold Time				ns
t _{TCK2Q}	Clock to Q (Data Out)				ns
t _{RSTB2Q}	Reset to Q (Data Out)				ns
F _{TCKMAX}	TCK maximum frequency	20	20	20	MHz
t _{TRSTREM}	ResetB Removal time				ns
t _{TRSTREC}	ResetB Recovery time				ns
t _{TRSTMPW}	ResetB minimum pulse				ns



Package Pin Assignments


132-Pin QFN



Note

For Package Manufacturing and Environmental information, visit Resource center at http://www.actel.com/products/rescenter/package/index.html.

100-Pin VQFP



Note

For Package Manufacturing and Environmental information, visit Resource center at http://www.actel.com/products/rescenter/package/index.html.

Actel [®]	
ProASIC3 Flash Family FPGAs	

100-Pin VQFP*			
Pin Number	A3P060 Function	Pin Num	
1	GND	37	
2	GAA2/IO51RSB1	38	
3	IO52RSB1	39	
4	GAB2/IO53RSB1	40	
5	IO95RSB1	41	
6	GAC2/IO94RSB1	42	
7	IO93RSB1	43	
8	IO92RSB1	44	
9	GND	45	
10	GFB1/IO87RSB1	46	
11	GFB0/IO86RSB1	47	
12	V _{COMPLF}	48	
13	GFA0/IO85RSB1	49	
14	V _{CCPLF}	50	
15	GFA1/IO84RSB1	51	
16	GFA2/IO83RSB1	52	
17	V _{CC}	53	
18	V _{CCI} B1	54	
19	GEC1/IO77RSB1	55	
20	GEB1/IO75RSB1	56	
21	GEB0/IO74RSB1	57	
22	GEA1/IO73RSB1	58	
23	GEA0/IO72RSB1	59	
24	VMV1	60	
25	GNDQ	61	
26	GEA2/IO71RSB1	62	
27	GEB2/IO70RSB1	63	
28	GEC2/IO69RSB1	64	
29	IO68RSB1	65	
30	IO67RSB1	66	
31	IO66RSB1	67	
32	IO65RSB1	68	
33	IO64RSB1	69	
34	IO63RSB1	70	
35	IO62RSB1	71	
36	IO61RSB1	72	

100-Pin VQFP*		
Pin Number	A3P060 Function	
37	V _{CC}	
38	GND	
39	V _{CCI} B1	
40	IO60RSB1	
41	IO59RSB1	
42	IO58RSB1	
43	IO57RSB1	
44	GDC2/IO56RSB1	
45	GDB2/IO55RSB1	
46	GDA2/IO54RSB1	
47	TCK	
48	TDI	
49	TMS	
50	VMV1	
51	GND	
52	V _{PUMP}	
53	NC	
54	TDO	
55	TRST	
56	V _{JTAG}	
57	GDA1/IO49RSB0	
58	GDC0/IO46RSB0	
59	GDC1/IO45RSB0	
60	GCC2/IO43RSB0	
61	GCB2/IO42RSB0	
62	GCA0/IO40RSB0	
63	GCA1/IO39RSB0	
64	GCC0/IO36RSB0	
65	GCC1/IO35RSB0	
66	V _{CCI} B0	
67	GND	
68	V _{CC}	
69	IO31RSB0	
70	GBC2/IO29RSB0	
71	GBB2/IO27RSB0	
72	IO26RSB0	

100-Pin VQFP*			
Pin Number	A3P060 Function		
73	GBA2/IO25RSB0		
74	VMV0		
75	GNDQ		
76	GBA1/IO24RSB0		
77	GBA0/IO23RSB0		
78	GBB1/IO22RSB0		
79	GBB0/IO21RSB0		
80	GBC1/IO20RSB0		
81	GBC0/IO19RSB0		
82	IO18RSB0		
83	IO17RSB0		
84	IO15RSB0		
85	IO13RSB0		
86	IO11RSB0		
87	V _{CCI} B0		
88	GND		
89	V _{CC}		
90	IO10RSB0		
91	IO09RSB0		
92	IO08RSB0		
93	GAC1/IO07RSB0		
94	GAC0/IO06RSB0		
95	GAB1/IO05RSB0		
96	GAB0/IO04RSB0		
97	GAA1/IO03RSB0		
98	GAA0/IO02RSB0		
99	IO01RSB0		
100	IOOORSBO		

Note: *Refer to the "User I/O Naming Convention" section on page 2-46.

100-P	Pin VQFP*	100-P	in VQFP*
Pin Number	A3P125 Function	Pin Number	A3P125 Funct
1	GND	37	V _{CC}
2	GAA2/IO67RSB1	38	GND
3	IO68RSB1	39	V _{CCI} B1
4	GAB2/IO69RSB1	40	IO87RSB1
5	IO132RSB1	41	IO84RSB1
6	GAC2/IO131RSB1	42	IO81RSB1
7	IO130RSB1	43	IO75RSB1
8	IO129RSB1	44	GDC2/IO72RS
9	GND	45	GDB2/IO71RSE
10	GFB1/IO124RSB1	46	GDA2/IO70RS
11	GFB0/IO123RSB1	47	ТСК
12	V _{COMPLF}	48	TDI
13	GFA0/IO122RSB1	49	TMS
14	V _{CCPLF}	50	VMV1
15	GFA1/IO121RSB1	51	GND
16	GFA2/IO120RSB1	52	V _{PUMP}
17	V _{CC}	53	NC
18	V _{CCI} B1	54	TDO
19	GEC0/IO111RSB1	55	TRST
20	GEB1/IO110RSB1	56	V _{JTAG}
21	GEB0/IO109RSB1	57	GDA1/IO65RSI
22	GEA1/IO108RSB1	58	GDC0/IO62RSE
23	GEA0/IO107RSB1	59	GDC1/IO61RS
24	VMV1	60	GCC2/IO59RSI
25	GNDQ	61	GCB2/IO58RSE
26	GEA2/IO106RSB1	62	GCA0/IO56RSI
27	GEB2/IO105RSB1	63	GCA1/IO55RSE
28	GEC2/IO104RSB1	64	GCC0/IO52RSE
29	IO102RSB1	65	GCC1/IO51RSE
30	IO100RSB1	66	V _{CCI} B0
31	IO99RSB1	67	GND
32	IO97RSB1	68	V _{CC}
33	IO96RSB1	69	IO47RSB0
34	IO95RSB1	70	GBC2/IO45RSE
35	IO94RSB1	71	GBB2/IO43RSE
36	IO93RSB1	72	IO42RSB0

100-Pin VQFP*				
n Number	A3P125 Function	Pin		
37	V _{CC}			
38	GND			
39	V _{CCI} B1			
40	IO87RSB1			
41	IO84RSB1			
42	IO81RSB1			
43	IO75RSB1			
44	GDC2/IO72RSB1			
45	GDB2/IO71RSB1			
46	GDA2/IO70RSB1			
47	ТСК			
48	TDI			
49	TMS			
50	VMV1			
51	GND			
52	V _{PUMP}			
53	NC			
54	TDO			
55	TRST			
56	V _{JTAG}			
57	GDA1/IO65RSB0			
58	GDC0/IO62RSB0			
59	GDC1/IO61RSB0			
60	GCC2/IO59RSB0			
61	GCB2/IO58RSB0			
62	GCA0/IO56RSB0			
63	GCA1/IO55RSB0			
64	GCC0/IO52RSB0			
65	GCC1/IO51RSB0			
66	V _{CCI} B0			
67	GND			
68	V _{CC}			
69	IO47RSB0			
70	GBC2/IO45RSB0			
71	GBB2/IO43RSB0			
		1		

100-Pin VQFP*			
Pin Number	A3P125 Function		
73	GBA2/IO41RSB0		
74	VMV0		
75	GNDQ		
76	GBA1/IO40RSB0		
77	GBA0/IO39RSB0		
78	GBB1/IO38RSB0		
79	GBB0/IO37RSB0		
80	GBC1/IO36RSB0		
81	GBC0/IO35RSB0		
82	IO32RSB0		
83	IO28RSB0		
84	IO25RSB0		
85	IO22RSB0		
86	IO19RSB0		
87	V _{CCI} B0		
88	GND		
89	V _{CC}		
90	IO15RSB0		
91	IO13RSB0		
92	IO11RSB0		
93	IO09RSB0		
94	IO07RSB0		
95	GAC1/IO05RSB0		
96	GAC0/IO04RSB0		
97	GAB1/IO03RSB0		
98	GAB0/IO02RSB0		
99	GAA1/IO01RSB0		
100	GAA0/IO00RSB0		

Note: *Refer to the "User I/O Naming Convention" section on page 2-46.


ProASIC3 Flash Fam	ily FPGAs

100-Pin VQFP*		
Pin Number	A3P250 Function	F
1	GND	
2	GAA2/IO118UDB3	
3	IO118VDB3	
4	GAB2/IO117UDB3	
5	IO117VDB3	
6	GAC2/IO116UDB3	
7	IO116VDB3	
8	IO112PSB3	
9	GND	
10	GFB1/IO109PDB3	
11	GFB0/IO109NDB3	
12	V _{COMPLF}	
13	GFA0/IO108NPB3	
14	V _{CCPLF}	
15	GFA1/IO108PPB3	
16	GFA2/IO107PSB3	
17	V _{CC}	
18	V _{CCI} B3	
19	GFC2/IO105PSB3	
20	GEC1/IO100PDB3	
21	GEC0/IO100NDB3	
22	GEA1/IO98PDB3	
23	GEA0/IO98NDB3	
24	VMV3	
25	GNDQ	
26	GEA2/IO97RSB2	
27	GEB2/IO96RSB2	
28	GEC2/IO95RSB2	
29	IO93RSB2	
30	IO92RSB2	
31	IO91RSB2	
32	IO90RSB2	
33	IO88RSB2	
34	IO86RSB2	
35	IO85RSB2	
36	IO84RSB2	
	bo "Usor I/O Naming Conv	

100-Pin VQFP*	
Pin Number	A3P250 Function
37	V _{CC}
38	GND
39	V _{CCI} B2
40	IO77RSB2
41	IO74RSB2
42	IO71RSB2
43	GDC2/IO63RSB2
44	GDB2/IO62RSB2
45	GDA2/IO61RSB2
46	GNDQ
47	ТСК
48	TDI
49	TMS
50	VMV2
51	GND
52	V _{PUMP}
53	NC
54	TDO
55	TRST
56	V _{JTAG}
57	GDA1/IO60USB1
58	GDC0/IO58VDB1
59	GDC1/IO58UDB1
60	IO52NDB1
61	GCB2/IO52PDB1
62	GCA1/IO50PDB1
63	GCA0/IO50NDB1
64	GCC0/IO48NDB1
65	GCC1/IO48PDB1
66	V _{CCI} B1
67	GND
68	V _{CC}
69	IO43NDB1
70	GBC2/IO43PDB1
71	GBB2/IO42PSB1
72	IO41NDB1

100-Pin VQFP*	
Pin Number A3P250 Function	
73	GBA2/IO41PDB1
74	VMV1
75	GNDQ
76	GBA1/IO40RSB0
77	GBA0/IO39RSB0
78	GBB1/IO38RSB0
79	GBB0/IO37RSB0
80	GBC1/IO36RSB0
81	GBC0/IO35RSB0
82	IO29RSB0
83	IO27RSB0
84	IO25RSB0
85	IO23RSB0
86	IO21RSB0
87	V _{CCI} B0
88	GND
89	V _{CC}
90	IO15RSB0
91	IO13RSB0
92	IO11RSB0
93	GAC1/IO05RSB0
94	GAC0/IO04RSB0
95	GAB1/IO03RSB0
96	GAB0/IO02RSB0
97	GAA1/IO01RSB0
98	GAA0/IO00RSB0
99	GNDQ
100	VMV0

144-Pin TQFP



Note

For Package Manufacturing and Environmental information, visit Resource center at http://www.actel.com/products/rescenter/package/index.html.

ProASIC3 Flash Family FPGAs

144-F	Pin TQFP*	1
Pin Number	A3P060 Function	Pin N
1	GAA2/IO51RSB1	
2	IO52RSB1	
3	GAB2/IO53RSB1	
4	IO95RSB1	
5	GAC2/IO94RSB1	
6	IO93RSB1	
7	IO92RSB1	
8	IO91RSB1	
9	V _{CC}	
10	GND	
11	V _{CCI} B1	
12	IO90RSB1	
13	GFC1/IO89RSB1	
14	GFC0/IO88RSB1	
15	GFB1/IO87RSB1	
16	GFB0/IO86RSB1	
17	V _{COMPLF}	
18	GFA0/IO85RSB1	
19	V _{CCPLF}	
20	GFA1/IO84RSB1	
21	GFA2/IO83RSB1	
22	GFB2/IO82RSB1	
23	GFC2/IO81RSB1	
24	IO80RSB1	
25	IO79RSB1	
26	IO78RSB1	
27	GND	
28	V _{CCI} B1	
29	GEC1/IO77RSB1	
30	GEC0/IO76RSB1	
31	GEB1/IO75RSB1	
32	GEB0/IO74RSB1	
33	GEA1/IO73RSB1	
34	GEA0/IO72RSB1	
35	VMV1	
36	GNDQ	
		<u>د</u>

144-Pin TQFP*		
Pin Number	A3P060 Function	
37	NC	
38	GEA2/IO71RSB1	
39	GEB2/IO70RSB1	
40	GEC2/IO69RSB1	
41	IO68RSB1	
42	IO67RSB1	
43	IO66RSB1	
44	IO65RSB1	
45	V _{CC}	
46	GND	
47	V _{CCI} B1	
48	NC	
49	IO64RSB1	
50	NC	
51	IO63RSB1	
52	NC	
53	IO62RSB1	
54	NC	
55	IO61RSB1	
56	NC	
57	NC	
58	IO60RSB1	
59	IO59RSB1	
60	IO58RSB1	
61	IO57RSB1	
62	NC	
63	GND	
64	NC	
65	GDC2/IO56RSB1	
66	GDB2/IO55RSB1	
67	GDA2/IO54RSB1	
68	GNDQ	
69	ТСК	
70	TDI	
71	TMS	
72	VMV1	
ion" section on page .	2-46.	

144-Pin TQFP*	
Pin Number	A3P060 Function
73	V _{PUMP}
74	NC
75	TDO
76	TRST
77	V _{JTAG}
78	GDA0/IO50RSB0
79	GDB0/IO48RSB0
80	GDB1/IO47RSB0
81	V _{CCI} B0
82	GND
83	IO44RSB0
84	GCC2/IO43RSB0
85	GCB2/IO42RSB0
86	GCA2/IO41RSB0
87	GCA0/IO40RSB0
88	GCA1/IO39RSB0
89	GCB0/IO38RSB0
90	GCB1/IO37RSB0
91	GCC0/IO36RSB0
92	GCC1/IO35RSB0
93	IO34RSB0
94	IO33RSB0
95	NC
96	NC
97	NC
98	V _{CCI} B0
99	GND
100	V _{CC}
101	IO30RSB0
102	GBC2/IO29RSB0
103	IO28RSB0
104	GBB2/IO27RSB0
105	IO26RSB0
106	GBA2/IO25RSB0
107	VMV0
108	GNDQ

144-Pin TQFP*		
Pin Number	A3P060 Function	
109	NC	
110	NC	
111	GBA1/IO24RSB0	
112	GBA0/IO23RSB0	
113	GBB1/IO22RSB0	
114	GBB0/IO21RSB0	
115	GBC1/IO20RSB0	
116	GBC0/IO19RSB0	
117	V _{CCI} B0	
118	GND	
119	V _{CC}	
120	IO18RSB0	
121	IO17RSB0	
122	IO16RSB0	
123	IO15RSB0	
124	IO14RSB0	
125	IO13RSB0	
126	IO12RSB0	
127	IO11RSB0	
128	NC	
129	IO10RSB0	
130	IO09RSB0	
131	IO08RSB0	
132	GAC1/IO07RSB0	
133	GAC0/IO06RSB0	
134	NC	
135	GND	
136	NC	
137	GAB1/IO05RSB0	
138	GAB0/IO04RSB0	
139	GAA1/IO03RSB0	
140	GAA0/IO02RSB0	
141	IO01RSB0	
142	IOOORSBO	
143	GNDQ	

ProASIC3 Flash Family FPGAs

144-6	Pin TQFP*	
Pin Number	A3P125 Function	Pin Nur
1	GAA2/IO67RSB1	37
2	IO68RSB1	38
3	GAB2/IO69RSB1	39
4	IO132RSB1	40
5	GAC2/IO131RSB1	41
6	IO130RSB1	42
7	IO129RSB1	43
8	IO128RSB1	44
9	V _{CC}	45
10	GND	46
11	V _{CCI} B1	47
12	IO127RSB1	48
13	GFC1/IO126RSB1	49
14	GFC0/IO125RSB1	50
15	GFB1/IO124RSB1	51
16	GFB0/IO123RSB1	52
17	V _{COMPLF}	53
18	GFA0/IO122RSB1	54
19	V _{CCPLF}	55
20	GFA1/IO121RSB1	56
21	GFA2/IO120RSB1	57
22	GFB2/IO119RSB1	58
23	GFC2/IO118RSB1	59
24	IO117RSB1	60
25	IO116RSB1	61
26	IO115RSB1	62
27	GND	63
28	V _{CCI} B1	64
29	GEC1/IO112RSB1	65
30	GEC0/IO111RSB1	66
31	GEB1/IO110RSB1	67
32	GEB0/IO109RSB1	68
33	GEA1/IO108RSB1	69
34	GEA0/IO107RSB1	70
35	VMV1	71
36	GNDQ	72
	1	I


144-Pin TQFP*		
Pin Number	A3P125 Function	
37	NC	
38	GEA2/IO106RSB1	
39	GEB2/IO105RSB1	
40	GEC2/IO104RSB1	
41	IO103RSB1	
42	IO102RSB1	
43	IO101RSB1	
44	IO100RSB1	
45	V _{CC}	
46	GND	
47	V _{CCI} B1	
48	IO99RSB1	
49	IO97RSB1	
50	IO95RSB1	
51	IO93RSB1	
52	IO92RSB1	
53	IO90RSB1	
54	IO88RSB1	
55	IO86RSB1	
56	IO84RSB1	
57	IO83RSB1	
58	IO82RSB1	
59	IO81RSB1	
60	IO80RSB1	
61	IO79RSB1	
62	V _{CC}	
63	GND	
64	V _{CCI} B1	
65	GDC2/IO72RSB1	
66	GDB2/IO71RSB1	
67	GDA2/IO70RSB1	
68	GNDQ	
69	ТСК	
70	TDI	
71	TMS	
72	VMV1	

144-Pin TQFP*		
Pin Number	A3P125 Function	
73	V _{PUMP}	
74	NC	
75	TDO	
76	TRST	
77	V _{JTAG}	
78	GDA0/IO66RSB0	
79	GDB0/IO64RSB0	
80	GDB1/IO63RSB0	
81	V _{CCI} B0	
82	GND	
83	IO60RSB0	
84	GCC2/IO59RSB0	
85	GCB2/IO58RSB0	
86	GCA2/IO57RSB0	
87	GCA0/IO56RSB0	
88	GCA1/IO55RSB0	
89	GCB0/IO54RSB0	
90	GCB1/IO53RSB0	
91	GCC0/IO52RSB0	
92	GCC1/IO51RSB0	
93	IO50RSB0	
94	IO49RSB0	
95	NC	
96	NC	
97	NC	
98	V _{CCI} B0	
99	GND	
100	V _{CC}	
101	IO47RSB0	
102	GBC2/IO45RSB0	
103	IO44RSB0	
104	GBB2/IO43RSB0	
105	IO42RSB0	
106	GBA2/IO41RSB0	
107	VMV0	
108	GNDQ	

144-Pin TQFP*		
Pin Number	A3P125 Function	
109	GBA1/IO40RSB0	
110	GBA0/IO39RSB0	
111	GBB1/IO38RSB0	
112	GBB0/IO37RSB0	
113	GBC1/IO36RSB0	
114	GBC0/IO35RSB0	
115	IO34RSB0	
116	IO33RSB0	
117	V _{CCI} B0	
118	GND	
119	V _{CC}	
120	IO29RSB0	
121	IO28RSB0	
122	IO27RSB0	
123	IO25RSB0	
124	IO23RSB0	
125	IO21RSB0	
126	IO19RSB0	
127	IO17RSB0	
128	IO16RSB0	
129	IO14RSB0	
130	IO12RSB0	
131	IO10RSB0	
132	IO08RSB0	
133	IO06RSB0	
134	V _{CCI} B0	
135	GND	
136	V _{CC}	
137	GAC1/IO05RSB0	
138	GAC0/IO04RSB0	
139	GAB1/IO03RSB0	
140	GAB0/IO02RSB0	
141	GAA1/IO01RSB0	
142	GAA0/IO00RSB0	
143	GNDQ	
144	VMV0	



208-Pin PQFP



Note

For Package Manufacturing and Environmental information, visit Resource center at http://www.actel.com/products/rescenter/package/index.html.

208-Pi	Pin PQFP*	P* 208-Pin PQF	
Pin Number	A3P125 Function	Pin Number	A3P125
1	GND	37	IO11
2	GAA2/IO67RSB1	38	IO11
3	IO68RSB1	39	1
4	GAB2/IO69RSB1	40	V _C
5	IO132RSB1	41	G
6	GAC2/IO131RSB1	42	IO11
7	NC	43	IO11
8	NC	44	GEC1/IC
9	IO130RSB1	45	GEC0/IC
10	IO129RSB1	46	GEB1/IC
11	NC	47	GEB0/IC
12	IO128RSB1	48	GEA1/IC
13	NC	49	GEA0/IC
14	NC	50	V
15	NC	51	Gl
16	V _{CC}	52	G
17	GND	53	1
18	V _{CCI} B1	54	1
19	IO127RSB1	55	GEA2/IC
20	NC	56	GEB2/IC
21	GFC1/IO126RSB1	57	GEC2/IC
22	GFC0/IO125RSB1	58	IO10
23	GFB1/IO124RSB1	59	IO10
24	GFB0/IO123RSB1	60	IO10
25	V _{COMPLF}	61	IO10
26	GFA0/IO122RSB1	62	V _C
27	V _{CCPLF}	63	1099
28	GFA1/IO121RSB1	64	1098
29	GND	65	G
30	GFA2/IO120RSB1	66	109
31	NC	67	1096
32	GFB2/IO119RSB1	68	109
33	NC	69	1094
34	GFC2/IO118RSB1	70	1093
35	IO117RSB1	71	V
36	NC	72	Vc

_		
A3P125 Function	Pin Number	A3P125 Function
IO116RSB1	73	IO92RSB1
IO115RSB1	74	IO91RSB1
NC	75	IO90RSB1
V _{CCI} B1	76	IO89RSB1
GND	77	IO88RSB1
IO114RSB1	78	IO87RSB1
IO113RSB1	79	IO86RSB1
GEC1/IO112RSB1	80	IO85RSB1
GEC0/IO111RSB1	81	GND
GEB1/IO110RSB1	82	IO84RSB1
GEB0/IO109RSB1	83	IO83RSB1
GEA1/IO108RSB1	84	IO82RSB1
GEA0/IO107RSB1	85	IO81RSB1
VMV1	86	IO80RSB1
GNDQ	87	IO79RSB1
GND	88	V _{CC}
NC	89	V _{CCI} B1
NC	90	IO78RSB1
GEA2/IO106RSB1	91	IO77RSB1
GEB2/IO105RSB1	92	IO76RSB1
GEC2/IO104RSB1	93	IO75RSB1
IO103RSB1	94	IO74RSB1
IO102RSB1	95	IO73RSB1
IO101RSB1	96	GDC2/IO72RSB1
IO100RSB1	97	GND
V _{CCI} B1	98	GDB2/IO71RSB1
IO99RSB1	99	GDA2/IO70RSB1
IO98RSB1	100	GNDQ
GND	101	ТСК
IO97RSB1	102	TDI
IO96RSB1	103	TMS
IO95RSB1	104	VMV1
IO94RSB1	105	GND
IO93RSB1	106	V _{PUMP}
V _{CC}	107	NC
V _{CCI} B1	108	TDO

208-Pin PQFP*

ProASIC3 Flash Family FPGAs	

	208-Pin PQFP*	
Pin N	A3P125 Function	Pin Number
	TRST	109
	V _{JTAG}	110
	GDA0/IO66RSB0	111
,	GDA1/IO65RSB0	112
,	GDB0/IO64RSB0	113
,	GDB1/IO63RSB0	114
,	GDC0/IO62RSB0	115
	GDC1/IO61RSB0	116
	NC	117
	NC	118
	NC	119
	NC	120
,	NC	121
,	GND	122
,	V _{CCI} B0	123
,	NC	124
	NC	125
,	V _{CC}	126
,	IO60RSB0	127
	GCC2/IO59RSB0	128
,	GCB2/IO58RSB0	129
,	GND	130
	GCA2/IO57RSB0	131
	GCA0/IO56RSB0	132
,	GCA1/IO55RSB0	133
	GCB0/IO54RSB0	134
	GCB1/IO53RSB0	135
,	GCC0/IO52RSB0	136
	GCC1/IO51RSB0	137
· · · ·	IO50RSB0	138
	IO49RSB0	139
	V _{CCI} B0	140
	GND	141
	V _{CC}	142
	IO48RSB0	143
	IO47RSB0	144

208-Pin PQFP*		
Pin Number	A3P125 Function	
145	IO46RSB0	
146	NC	
147	NC	
148	NC	
149	GBC2/IO45RSB0	
150	IO44RSB0	
151	GBB2/IO43RSB0	
152	IO42RSB0	
153	GBA2/IO41RSB0	
154	VMV0	
155	GNDQ	
156	GND	
157	NC	
158	GBA1/IO40RSB0	
159	GBA0/IO39RSB0	
160	GBB1/IO38RSB0	
161	GBB0/IO37RSB0	
162	GND	
163	GBC1/IO36RSB0	
164	GBC0/IO35RSB0	
165	IO34RSB0	
166	IO33RSB0	
167	IO32RSB0	
168	IO31RSB0	
169	IO30RSB0	
170	V _{CCI} B0	
171	V _{CC}	
172	IO29RSB0	
173	IO28RSB0	
174	IO27RSB0	
175	IO26RSB0	
176	IO25RSB0	
177	IO24RSB0	
178	GND	
179	IO23RSB0	
180	IO22RSB0	
ion" section on page	2_16	

208-Pin PQFP*		
Pin Number	A3P125 Function	
181	IO21RSB0	
182	IO20RSB0	
183	IO19RSB0	
184	IO18RSB0	
185	IO17RSB0	
186	V _{CCI} B0	
187	V _{CC}	
188	IO16RSB0	
189	IO15RSB0	
190	IO14RSB0	
191	IO13RSB0	
192	IO12RSB0	
193	IO11RSB0	
194	IO10RSB0	
195	GND	
196	IO09RSB0	
197	IO08RSB0	
198	IO07RSB0	
199	IO06RSB0	
200	V _{CCI} B0	
201	GAC1/IO05RSB0	
202	GAC0/IO04RSB0	
203	GAB1/IO03RSB0	
204	GAB0/IO02RSB0	
205	GAA1/IO01RSB0	
206	GAA0/IO00RSB0	
207	GNDQ	
208	VMV0	

208-Pin PQFP*		208
Pin Number	A3P250 Function	Pin Number
1	GND	37
2	GAA2/IO118UDB3	38
3	IO118VDB3	39
4	GAB2/IO117UDB3	40
5	IO117VDB3	41
6	GAC2/IO116UDB3	42
7	IO116VDB3	43
8	IO115UDB3	44
9	IO115VDB3	45
10	IO114UDB3	46
11	IO114VDB3	47
12	IO113PDB3	48
13	IO113NDB3	49
14	IO112PDB3	50
15	IO112NDB3	51
16	V _{CC}	52
17	GND	53
18	V _{CCI} B3	54
19	IO111PDB3	55
20	IO111NDB3	56
21	GFC1/IO110PDB3	57
22	GFC0/IO110NDB3	58
23	GFB1/IO109PDB3	59
24	GFB0/IO109NDB3	60
25	V _{COMPLF}	61
26	GFA0/IO108NPB3	62
27	V _{CCPLF}	63
28	GFA1/IO108PPB3	64
29	GND	65
30	GFA2/IO107PDB3	66
31	IO107NDB3	67
32	GFB2/IO106PDB3	68
33	IO106NDB3	69
34	GFC2/IO105PDB3	70
35	IO105NDB3	71
36	NC	72

208-	-Pin PQFP*
Pin Number	A3P250 Function
37	IO104PDB3
38	IO104NDB3
39	IO103PSB3
40	V _{CCI} B3
41	GND
42	IO101PDB3
43	IO101NDB3
44	GEC1/IO100PDB3
45	GEC0/IO100NDB3
46	GEB1/IO99PDB3
47	GEB0/IO99NDB3
48	GEA1/IO98PDB3
49	GEA0/IO98NDB3
50	VMV3
51	GNDQ
52	GND
53	NC
54	NC
55	GEA2/IO97RSB2
56	GEB2/IO96RSB2
57	GEC2/IO95RSB2
58	IO94RSB2
59	IO93RSB2
60	IO92RSB2
61	IO91RSB2
62	V _{CCI} B2
63	IO90RSB2
64	IO89RSB2
65	GND
66	IO88RSB2
67	IO87RSB2
68	IO86RSB2
69	IO85RSB2
70	IO84RSB2
71	V _{CC}
72	V _{CCI} B2

208-Pin PQFP*		
Pin Number	A3P250 Function	
73	IO83RSB2	
74	IO82RSB2	
75	IO81RSB2	
76	IO80RSB2	
77	IO79RSB2	
78	IO78RSB2	
79	IO77RSB2	
80	IO76RSB2	
81	GND	
82	IO75RSB2	
83	IO74RSB2	
84	IO73RSB2	
85	IO72RSB2	
86	IO71RSB2	
87	IO70RSB2	
88	V _{CC}	
89	V _{CCI} B2	
90	IO69RSB2	
91	IO68RSB2	
92	IO67RSB2	
93	IO66RSB2	
94	IO65RSB2	
95	IO64RSB2	
96	GDC2/IO63RSB2	
97	GND	
98	GDB2/IO62RSB2	
99	GDA2/IO61RSB2	
100	GNDQ	
101	ТСК	
102	TDI	
103	TMS	
104	VMV2	
105	GND	
106	V _{PUMP}	
107	NC	
108	TDO	

ProASIC3 Flash Family FPGAs

208-Pin PQFP*		
Pin Number	A3P250 Function	Pin Nu
109	TRST	14
110	V _{JTAG}	14
111	GDA0/IO60VDB1	14
112	GDA1/IO60UDB1	14
113	GDB0/IO59VDB1	14
114	GDB1/IO59UDB1	15
115	GDC0/IO58VDB1	15
116	GDC1/IO58UDB1	15
117	IO57VDB1	15
118	IO57UDB1	154
119	IO56NDB1	15
120	IO56PDB1	15
121	IO55RSB1	15
122	GND	15
123	V _{CCI} B1	15
124	NC	16
125	NC	16
126	V _{CC}	16
127	IO53NDB1	16
128	GCC2/IO53PDB1	16
129	GCB2/IO52PSB1	16
130	GND	16
131	GCA2/IO51PSB1	16
132	GCA1/IO50PDB1	16
133	GCA0/IO50NDB1	16
134	GCB0/IO49NDB1	17
135	GCB1/IO49PDB1	17
136	GCC0/IO48NDB1	17
137	GCC1/IO48PDB1	17
138	IO47NDB1	174
139	IO47PDB1	17
140	V _{CCI} B1	17
141	GND	17
142	V _{CC}	173
143	IO46RSB1	17:
144	IO45NDB1	18

208-Pin PQFP*		
Pin Number	A3P250 Function	
145	IO45PDB1	
146	IO44NDB1	
147	IO44PDB1	
148	IO43NDB1	
149	GBC2/IO43PDB1	
150	IO42NDB1	
151	GBB2/IO42PDB1	
152	IO41NDB1	
153	GBA2/IO41PDB1	
154	VMV1	
155	GNDQ	
156	GND	
157	NC	
158	GBA1/IO40RSB0	
159	GBA0/IO39RSB0	
160	GBB1/IO38RSB0	
161	GBB0/IO37RSB0	
162	GND	
163	GBC1/IO36RSB0	
164	GBC0/IO35RSB0	
165	IO34RSB0	
166	IO33RSB0	
167	IO32RSB0	
168	IO31RSB0	
169	IO30RSB0	
170	V _{CCI} B0	
171	V _{CC}	
172	IO29RSB0	
173	IO28RSB0	
174	IO27RSB0	
175	IO26RSB0	
176	IO25RSB0	
177	IO24RSB0	
178	GND	
179	IO23RSB0	
180	IO22RSB0	

208-Pin PQFP*		
Pin Number	A3P250 Function	
181	IO21RSB0	
182	IO20RSB0	
183	IO19RSB0	
184	IO18RSB0	
185	IO17RSB0	
186	V _{CCI} B0	
187	V _{CC}	
188	IO16RSB0	
189	IO15RSB0	
190	IO14RSB0	
191	IO13RSB0	
192	IO12RSB0	
193	IO11RSB0	
194	IO10RSB0	
195	GND	
196	IO09RSB0	
197	IO08RSB0	
198	IO07RSB0	
199	IO06RSB0	
200	V _{CCI} B0	
201	GAC1/IO05RSB0	
202	GAC0/IO04RSB0	
203	GAB1/IO03RSB0	
204	GAB0/IO02RSB0	
205	GAA1/IO01RSB0	
206	GAA0/IO00RSB0	
207	GNDQ	
208	VMV0	

208-Pin PQFP*		
Pin Number	A3P400 Function	Pi
1	GND	
2	GAA2/IO155UDB3	
3	IO155VDB3	
4	GAB2/IO154UDB3	
5	IO154VDB3	
6	GAC2/IO153UDB3	
7	IO153VDB3	
8	IO152UDB3	
9	IO152VDB3	
10	IO151UDB3	
11	IO151VDB3	
12	IO150PDB3	
13	IO150NDB3	
14	IO149PDB3	
15	IO149NDB3	
16	V _{CC}	
17	GND	
18	V _{CCI} B3	
19	IO148PDB3	
20	IO148NDB3	
21	GFC1/IO147PDB3	
22	GFC0/IO147NDB3	
23	GFB1/IO146PDB3	
24	GFB0/IO146NDB3	
25	V _{COMPLF}	
26	GFA0/IO145NPB3	
27	V _{CCPLF}	
28	GFA1/IO145PPB3	
29	GND	
30	GFA2/IO144PDB3	
31	IO144NDB3	
32	GFB2/IO143PDB3	
33	IO143NDB3	
34	GFC2/IO142PDB3	
35	IO142NDB3	
36	NC	
		et

208-Pin PQFP*		
Pin Number	A3P400 Function	
37	IO141PSB3	
38	IO140PDB3	
39	IO140NDB3	
40	V _{CCI} B3	
41	GND	
42	IO138PDB3	
43	IO138NDB3	
44	GEC1/IO137PDB3	
45	GEC0/IO137NDB3	
46	GEB1/IO136PDB3	
47	GEB0/IO136NDB3	
48	GEA1/IO135PDB3	
49	GEA0/IO135NDB3	
50	VMV3	
51	GNDQ	
52	GND	
53	VMV2	
54	NC	
55	GEA2/IO134RSB2	
56	GEB2/IO133RSB2	
57	GEC2/IO132RSB2	
58	IO131RSB2	
59	IO130RSB2	
60	IO129RSB2	
61	IO128RSB2	
62	V _{CCI} B2	
63	IO125RSB2	
64	IO123RSB2	
65	GND	
66	IO121RSB2	
67	IO119RSB2	
68	IO117RSB2	
69	IO115RSB2	
70	IO113RSB2	
71	V _{CC}	
72	V _{CCI} B2	
on" section on page	2-46	

208-Pin PQFP*		
Pin Number	A3P400 Function	
73	IO112RSB2	
74	IO111RSB2	
75	IO110RSB2	
76	IO109RSB2	
77	IO108RSB2	
78	IO107RSB2	
79	IO106RSB2	
80	IO104RSB2	
81	GND	
82	IO102RSB2	
83	IO101RSB2	
84	IO100RSB2	
85	IO99RSB2	
86	IO98RSB2	
87	IO97RSB2	
88	V _{CC}	
89	V _{CCI} B2	
90	IO94RSB2	
91	IO92RSB2	
92	IO90RSB2	
93	IO88RSB2	
94	IO86RSB2	
95	IO84RSB2	
96	GDC2/IO82RSB2	
97	GND	
98	GDB2/IO81RSB2	
99	GDA2/IO80RSB2	
100	GNDQ	
101	TCK	
102	TDI	
103	TMS	
104	VMV2	
105	GND	
106	V _{PUMP}	
107	NC	
108	TDO	

ProASIC3 Flash Family	FPGAs

208-1	208-Pin PQFP*		
Pin Number	A3P400 Function		
109	TRST		
110	V _{JTAG}		
111	GDA0/IO79VDB1		
112	GDA1/IO79UDB1		
113	GDB0/IO78VDB1		
114	GDB1/IO78UDB1		
115	GDC0/IO77VDB1		
116	GDC1/IO77UDB1		
117	IO76VDB1		
118	IO76UDB1		
119	IO75NDB1		
120	IO75PDB1		
121	IO74RSB1		
122	GND		
123	V _{CCI} B1		
124	NC		
125	NC		
126	V _{CC}		
127	IO72NDB1		
128	GCC2/IO72PDB1		
129	GCB2/IO71PSB1		
130	GND		
131	GCA2/IO70PSB1		
132	GCA1/IO69PDB1		
133	GCA0/IO69NDB1		
134	GCB0/IO68NDB1		
135	GCB1/IO68PDB1		
136	GCC0/IO67NDB1		
137	GCC1/IO67PDB1		
138	IO66NDB1		
139	IO66PDB1		
140	V _{CCI} B1		
141	GND		
142	V _{CC}		
143	IO65RSB1		
144	IO64NDB1		

208-Pin PQFP*		
Pin Number	A3P400 Function	
145	IO64PDB1	
146	IO63NDB1	
147	IO63PDB1	
148	IO62NDB1	
149	GBC2/IO62PDB1	
150	IO61NDB1	
151	GBB2/IO61PDB1	
152	IO60NDB1	
153	GBA2/IO60PDB1	
154	VMV1	
155	GNDQ	
156	GND	
157	VMV0	
158	GBA1/IO59RSB0	
159	GBA0/IO58RSB0	
160	GBB1/IO57RSB0	
161	GBB0/IO56RSB0	
162	GND	
163	GBC1/IO55RSB0	
164	GBC0/IO54RSB0	
165	IO52RSB0	
166	IO49RSB0	
167	IO46RSB0	
168	IO43RSB0	
169	IO40RSB0	
170	V _{CCI} B0	
171	V _{CC}	
172	IO36RSB0	
173	IO35RSB0	
174	IO34RSB0	
175	IO33RSB0	
176	IO32RSB0	
177	IO31RSB0	
178	GND	
179	IO29RSB0	
180	IO28RSB0	

208-Pin PQFP*		
Pin Number	A3P400 Function	
181	IO27RSB0	
182	IO26RSB0	
183	IO25RSB0	
184	IO24RSB0	
185	IO23RSB0	
186	V _{CCI} B0	
187	V _{CC}	
188	IO21RSB0	
189	IO20RSB0	
190	IO19RSB0	
191	IO18RSB0	
192	IO17RSB0	
193	IO16RSB0	
194	IO15RSB0	
195	GND	
196	IO13RSB0	
197	IO11RSB0	
198	IO09RSB0	
199	IO07RSB0	
200	V _{CCI} B0	
201	GAC1/IO05RSB0	
202	GAC0/IO04RSB0	
203	GAB1/IO03RSB0	
204	GAB0/IO02RSB0	
205	GAA1/IO01RSB0	
206	GAA0/IO00RSB0	
207	GNDQ	
208	VMV0	

208-Pin PQFP*			
Pin Number	A3P600 Function		Piı
1	GND		
2	GAA2/IO170PDB3	-	
3	IO170NDB3		
4	GAB2/IO169PDB3		
5	IO169NDB3		
6	GAC2/IO168PDB3		
7	IO168NDB3		
8	IO167PDB3		
9	IO167NDB3		
10	IO166PDB3		
11	IO166NDB3		
12	IO165PDB3		
13	IO165NDB3		
14	IO164PDB3	-	
15	IO164NDB3		
16	V _{CC}	-	
17	GND		
18	V _{CCI} B3		
19	IO163PDB3		
20	IO163NDB3		
21	GFC1/IO161PDB3		
22	GFC0/IO161NDB3		
23	GFB1/IO160PDB3		
24	GFB0/IO160NDB3		
25	V _{COMPLF}	-	
26	GFA0/IO159NPB3		
27	V _{CCPLF}	-	
28	GFA1/IO159PPB3		
29	GND		
30	GFA2/IO158PDB3		
31	IO158NDB3		
32	GFB2/IO157PDB3		
33	IO157NDB3		
34	GFC2/IO156PDB3		
35	IO156NDB3		
36	V _{CC}		
37	IO147PDB3		
38	IO147NDB3		
		ı L	

208-Pin PQFP*		
Pin Number	A3P600 Function	
39	IO146PSB3	
40	V _{CCI} B3	
41	GND	
42	IO145PDB3	
43	IO145NDB3	
44	GEC1/IO144PDB3	
45	GEC0/IO144NDB3	
46	GEB1/IO143PDB3	
47	GEB0/IO143NDB3	
48	GEA1/IO142PDB3	
49	GEA0/IO142NDB3	
50	VMV3	
51	GNDQ	
52	GND	
53	NC	
54	GEA2/IO141RSB2	
55	GEB2/IO140RSB2	
56	GEC2/IO139RSB2	
57	IO138RSB2	
58	IO137RSB2	
59	IO136RSB2	
60	IO135RSB2	
61	IO134RSB2	
62	V _{CCI} B2	
63	IO133RSB2	
64	IO131RSB2	
65	GND	
66	IO129RSB2	
67	IO127RSB2	
68	IO125RSB2	
69	IO123RSB2	
70	IO121RSB2	
71	V _{CC}	
72	V _{CCI} B2	
73	IO118RSB2	
74	IO117RSB2	
75	IO116RSB2	
76	IO115RSB2	
on" section on pa	~~ 7.46	

208-Pin PQFP*	
Pin Number A3P600 Function	
77	IO114RSB2
78	IO113RSB2
79	IO112RSB2
80	IO110RSB2
81	GND
82	IO109RSB2
83	IO108RSB2
84	IO107RSB2
85	IO106RSB2
86	IO105RSB2
87	IO104RSB2
88	V _{CC}
89	V _{CCI} B2
90	IO102RSB2
91	IO100RSB2
92	IO98RSB2
93	IO96RSB2
94	IO94RSB2
95	IO90RSB2
96	GDC2/IO89RSB2
97	GND
98	GDB2/IO88RSB2
99	GDA2/IO87RSB2
100	GNDQ
101	TCK
102	TDI
103	TMS
104	VMV2
105	GND
106	V _{PUMP}
107	GNDQ
108	TDO
109	TRST
110	V _{JTAG}
111	GDA0/IO86NDB1
112	GDA1/IO86PDB1
113	GDB0/IO85NDB1
114	GDB1/IO85PDB1

Actel [®]
ProASIC3 Flash Family FPGAs

208-Pin PQFP*		
Pin Number	A3P600 Function	Pin Nu
115	GDC0/IO84NDB1	15
116	GDC1/IO84PDB1	15
117	IO82NDB1	15
118	IO82PDB1	15
119	IO80NDB1	15
120	IO80PDB1	15
121	IO79PSB1	15
122	GND	16
123	V _{CCI} B1	16
124	IO75NDB1	16
125	IO75PDB1	16
126	NC	16
127	IO73NDB1	16
128	GCC2/IO73PDB1	16
129	GCB2/IO72PSB1	16
130	GND	16
131	GCA2/IO71PSB1	16
132	GCA1/IO70PDB1	17
133	GCA0/IO70NDB1	17
134	GCB0/IO69NDB1	17
135	GCB1/IO69PDB1	17
136	GCC0/IO68NDB1	17
137	GCC1/IO68PDB1	17
138	IO66NDB1	17
139	IO66PDB1	17
140	V _{CCI} B1	17
141	GND	17
142	V _{CC}	18
143	IO65PSB1	18
144	IO64NDB1	18
145	IO64PDB1	18
146	IO63NDB1	18
147	IO63PDB1	18
148	IO62NDB1	18
149	GBC2/IO62PDB1	18
150	IO61NDB1	18
151	GBB2/IO61PDB1	18
152	IO60NDB1	19

208-Pin PQFP*	
Pin Number	A3P600 Function
153	GBA2/IO60PDB1
154	VMV1
155	GNDQ
156	GND
157	NC
158	GBA1/IO59RSB0
159	GBA0/IO58RSB0
160	GBB1/IO57RSB0
161	GBB0/IO56RSB0
162	GND
163	GBC1/IO55RSB0
164	GBC0/IO54RSB0
165	IO52RSB0
166	IO50RSB0
167	IO48RSB0
168	IO46RSB0
169	IO44RSB0
170	V _{CCI} B0
171	V _{CC}
172	IO36RSB0
173	IO35RSB0
174	IO34RSB0
175	IO33RSB0
176	IO32RSB0
177	IO31RSB0
178	GND
179	IO29RSB0
180	IO28RSB0
181	IO27RSB0
182	IO26RSB0
183	IO25RSB0
184	IO24RSB0
185	IO23RSB0
186	V _{CCI} B0
187	V _{CC}
188	IO20RSB0
189	IO19RSB0
190	IO18RSB0

208-Pin PQFP*	
Pin Number	A3P600 Function
191	IO17RSB0
192	IO16RSB0
193	IO14RSB0
194	IO12RSB0
195	GND
196	IO10RSB0
197	IO09RSB0
198	IO08RSB0
199	IO07RSB0
200	V _{CCI} B0
201	GAC1/IO05RSB0
202	GAC0/IO04RSB0
203	GAB1/IO03RSB0
204	GAB0/IO02RSB0
205	GAA1/IO01RSB0
206	GAA0/IO00RSB0
207	GNDQ
208	VMV0

 152
 IO60NDB1
 190
 I

 Note: *Refer to the "User I/O Naming Convention" section on page 2-46.

208-Pin PQFP*		
Pin Number	A3P1000 Function	Pin Nu
1	GND	3
2	GAA2/IO225PDB3	3
3	IO225NDB3	3
4	GAB2/IO224PDB3	4
5	IO224NDB3	4
6	GAC2/IO223PDB3	42
7	IO223NDB3	4
8	IO222PDB3	4
9	IO222NDB3	4
10	IO220PDB3	4
11	IO220NDB3	4
12	IO218PDB3	43
13	IO218NDB3	4
14	IO216PDB3	5
15	IO216NDB3	5
16	V _{CC}	5.
17	GND	5
18	V _{CCI} B3	54
19	IO212PDB3	5
20	IO212NDB3	5
21	GFC1/IO209PDB3	5
22	GFC0/IO209NDB3	5
23	GFB1/IO208PDB3	5
24	GFB0/IO208NDB3	6
25	V _{COMPLF}	6
26	GFA0/IO207NPB3	6
27	V _{CCPLF}	6
28	GFA1/IO207PPB3	64
29	GND	6
30	GFA2/IO206PDB3	6
31	IO206NDB3	6
32	GFB2/IO205PDB3	6
33	IO205NDB3	6
34	GFC2/IO204PDB3	7
35	IO204NDB3	7
36	V _{CC}	7.

208-Pin PQFP*	
Pin Number	A3P1000 Function
37	IO199PDB3
38	IO199NDB3
39	IO197PSB3
40	V _{CCI} B3
41	GND
42	IO191PDB3
43	IO191NDB3
44	GEC1/IO190PDB3
45	GEC0/IO190NDB3
46	GEB1/IO189PDB3
47	GEB0/IO189NDB3
48	GEA1/IO188PDB3
49	GEA0/IO188NDB3
50	VMV3
51	GNDQ
52	GND
53	VMV2
54	GEA2/IO187RSB2
55	GEB2/IO186RSB2
56	GEC2/IO185RSB2
57	IO184RSB2
58	IO183RSB2
59	IO182RSB2
60	IO181RSB2
61	IO180RSB2
62	V _{CCI} B2
63	IO178RSB2
64	IO176RSB2
65	GND
66	IO174RSB2
67	IO172RSB2
68	IO170RSB2
69	IO168RSB2
70	IO166RSB2
71	V _{CC}
72	V _{CCI} B2
on" section on pa	ae 2-16

208-Pin PQFP*	
Pin Number A3P1000 Function	
73	IO162RSB2
74	IO160RSB2
75	IO158RSB2
76	IO156RSB2
77	IO154RSB2
78	IO152RSB2
79	IO150RSB2
80	IO148RSB2
81	GND
82	IO143RSB2
83	IO141RSB2
84	IO139RSB2
85	IO137RSB2
86	IO135RSB2
87	IO133RSB2
88	V _{CC}
89	V _{CCI} B2
90	IO128RSB2
91	IO126RSB2
92	IO124RSB2
93	IO122RSB2
94	IO120RSB2
95	IO118RSB2
96	GDC2/IO116RSB2
97	GND
98	GDB2/IO115RSB2
99	GDA2/IO114RSB2
100	GNDQ
101	TCK
102	TDI
103	TMS
104	VMV2
105	GND
106	V _{PUMP}
107	GNDQ
108	TDO


Actel [®]	
ProASIC3 Flash Family FPGAs	

208	3-Pin PQFP*
Pin Number A3P1000 Function	
109	TRST
110	V _{JTAG}
111	GDA0/IO113NDB1
112	GDA1/IO113PDB1
113	GDB0/IO112NDB1
114	GDB1/IO112PDB1
115	GDC0/IO111NDB1
116	GDC1/IO111PDB1
117	IO109NDB1
118	IO109PDB1
119	IO106NDB1
120	IO106PDB1
121	IO104PSB1
122	GND
123	V _{CCI} B1
124	IO99NDB1
125	IO99PDB1
126	NC
127	IO96NDB1
128	GCC2/IO96PDB1
129	GCB2/IO95PSB1
130	GND
131	GCA2/IO94PSB1
132	GCA1/IO93PDB1
133	GCA0/IO93NDB1
134	GCB0/IO92NDB1
135	GCB1/IO92PDB1
136	GCC0/IO91NDB1
137	GCC1/IO91PDB1
138	IO88NDB1
139	IO88PDB1
140	V _{CCI} B1
141	GND
142	V _{CC}
143	IO86PSB1
144	IO84NDB1
	-

208-Pin PQFP*	
Pin Number A3P1000 Function	
145	IO84PDB1
146	IO82NDB1
147	IO82PDB1
148	IO80NDB1
149	GBC2/IO80PDB1
150	IO79NDB1
151	GBB2/IO79PDB1
152	IO78NDB1
153	GBA2/IO78PDB1
154	VMV1
155	GNDQ
156	GND
157	VMV0
158	GBA1/IO77RSB0
159	GBA0/IO76RSB0
160	GBB1/IO75RSB0
161	GBB0/IO74RSB0
162	GND
163	GBC1/IO73RSB0
164	GBC0/IO72RSB0
165	IO70RSB0
166	IO67RSB0
167	IO63RSB0
168	IO60RSB0
169	IO57RSB0
170	V _{CCI} B0
171	V _{CC}
172	IO54RSB0
173	IO51RSB0
174	IO48RSB0
175	IO45RSB0
176	IO42RSB0
177	IO40RSB0
178	GND
179	IO38RSB0
180	IO35RSB0

208-Pin PQFP*	
Pin Number A3P1000 Function	
181	IO33RSB0
182	IO31RSB0
183	IO29RSB0
184	IO27RSB0
185	IO25RSB0
186	V _{CCI} B0
187	V _{CC}
188	IO22RSB0
189	IO20RSB0
190	IO18RSB0
191	IO16RSB0
192	IO15RSB0
193	IO14RSB0
194	IO13RSB0
195	GND
196	IO12RSB0
197	IO11RSB0
198	IO10RSB0
199	IO09RSB0
200	V _{CCI} B0
201	GAC1/IO05RSB0
202	GAC0/IO04RSB0
203	GAB1/IO03RSB0
204	GAB0/IO02RSB0
205	GAA1/IO01RSB0
206	GAA0/IO00RSB0
207	GNDQ
208	VMV0

144-Pin FBGA



Note

For Package Manufacturing and Environmental information, visit Resource center at http://www.actel.com/products/rescenter/package/index.html.

Actel [®]	
ProASIC3 Flash Family FPGAs	

144-P	in FBGA*
Pin Number	A3P060 Function
A1	GNDQ
A2	VMV0
A3	GAB0/IO04RSB0
A4	GAB1/IO05RSB0
A5	IO08RSB0
A6	GND
A7	IO11RSB0
A8	V _{CC}
A9	IO16RSB0
A10	GBA0/IO23RSB0
A11	GBA1/IO24RSB0
A12	GNDQ
B1	GAB2/IO53RSB1
B2	GND
B3	GAA0/IO02RSB0
B4	GAA1/IO03RSB0
B5	IO00RSB0
B6	IO10RSB0
B7	IO12RSB0
B8	IO14RSB0
B9	GBB0/IO21RSB0
B10	GBB1/IO22RSB0
B11	GND
B12	VMV0
C1	IO95RSB1
C2	GFA2/IO83RSB1
C3	GAC2/IO94RSB1
C4	V _{CC}
C5	IO01RSB0
C6	IO09RSB0
С7	IO13RSB0
C8	IO15RSB0
С9	IO17RSB0
C10	GBA2/IO25RSB0
C11	IO26RSB0
C12	GBC2/IO29RSB0

144-P	in FBGA*
Pin Number	A3P060 Function
D1	IO91RSB1
D2	IO92RSB1
D3	IO93RSB1
D4	GAA2/IO51RSB1
D5	GAC0/IO06RSB0
D6	GAC1/IO07RSB0
D7	GBC0/IO19RSB0
D8	GBC1/IO20RSB0
D9	GBB2/IO27RSB0
D10	IO18RSB0
D11	IO28RSB0
D12	GCB1/IO37RSB0
E1	V _{CC}
E2	GFC0/IO88RSB1
E3	GFC1/IO89RSB1
E4	V _{CCI} B1
E5	IO52RSB1
E6	V _{CCI} B0
E7	V _{CCI} B0
E8	GCC1/IO35RSB0
E9	V _{CCI} B0
E10	V _{CC}
E11	GCA0/IO40RSB0
E12	IO30RSB0
F1	GFB0/IO86RSB1
F2	V _{COMPLF}
F3	GFB1/IO87RSB1
F4	IO90RSB1
F5	GND
F6	GND
F7	GND
F8	GCC0/IO36RSB0
F9	GCB0/IO38RSB0
F10	GND
F11	GCA1/IO39RSB0
F12	GCA2/IO41RSB0

144-P	in FBGA*
Pin Number	A3P060 Function
G1	GFA1/IO84RSB1
G2	GND
G3	V _{CCPLF}
G4	GFA0/IO85RSB1
G5	GND
G6	GND
G7	GND
G8	GDC1/IO45RSB0
G9	IO32RSB0
G10	GCC2/IO43RSB0
G11	IO31RSB0
G12	GCB2/IO42RSB0
H1	V _{CC}
H2	GFB2/IO82RSB1
H3	GFC2/IO81RSB1
H4	GEC1/IO77RSB1
H5	V _{CC}
H6	IO34RSB0
H7	IO44RSB0
H8	GDB2/IO55RSB1
H9	GDC0/IO46RSB0
H10	V _{CCI} B0
H11	IO33RSB0
H12	V _{CC}
J1	GEB1/IO75RSB1
J2	IO78RSB1
J3	V _{CCI} B1
J4	GEC0/IO76RSB1
J5	IO79RSB1
JG	IO80RSB1
J7	V _{CC}
J8	ТСК
J9	GDA2/IO54RSB1
J10	TDO
J11	GDA1/IO49RSB0
J12	GDB1/IO47RSB0

144-P	in FBGA*
Pin Number	A3P060 Function
K1	GEB0/IO74RSB1
К2	GEA1/IO73RSB1
К3	GEA0/IO72RSB1
K4	GEA2/IO71RSB1
К5	IO65RSB1
К6	IO64RSB1
K7	GND
K8	IO57RSB1
К9	GDC2/IO56RSB1
K10	GND
K11	GDA0/IO50RSB0
K12	GDB0/IO48RSB0
L1	GND
L2	VMV1
L3	GEB2/IO70RSB1
L4	IO67RSB1
L5	V _{CCI} B1
L6	IO62RSB1
L7	IO59RSB1
L8	IO58RSB1
L9	TMS
L10	V _{JTAG}
L11	VMV1
L12	TRST
M1	GNDQ
M2	GEC2/IO69RSB1
M3	IO68RSB1
M4	IO66RSB1
M5	IO63RSB1
M6	IO61RSB1
M7	IO60RSB1
M8	NC
M9	TDI
M10	V _{CCI} B1
M11	V _{PUMP}
M12	GNDQ

ProASIC3 Flash Fa	amily FPGAs

144-F	Pin FBGA*
Pin Number	A3P125 Function
A1	GNDQ
A2	VMV0
A3	GAB0/IO02RSB0
A4	GAB1/IO03RSB0
A5	IO11RSB0
A6	GND
A7	IO18RSB0
A8	V _{CC}
A9	IO25RSB0
A10	GBA0/IO39RSB0
A11	GBA1/IO40RSB0
A12	GNDQ
B1	GAB2/IO69RSB1
B2	GND
B3	GAA0/IO00RSB0
B4	GAA1/IO01RSB0
B5	IO08RSB0
B6	IO14RSB0
B7	IO19RSB0
B8	IO22RSB0
B9	GBB0/IO37RSB0
B10	GBB1/IO38RSB0
B11	GND
B12	VMV0
C1	IO132RSB1
C2	GFA2/IO120RSB1
C3	GAC2/IO131RSB1
C4	V _{CC}
C5	IO10RSB0
C6	IO12RSB0
С7	IO21RSB0
C8	IO24RSB0
С9	IO27RSB0
C10	GBA2/IO41RSB0
C11	IO42RSB0
C12	GBC2/IO45RSB0

144-P	in FBGA*
Pin Number	A3P125 Function
D1	IO128RSB1
D2	IO129RSB1
D3	IO130RSB1
D4	GAA2/IO67RSB1
D5	GAC0/IO04RSB0
D6	GAC1/IO05RSB0
D7	GBC0/IO35RSB0
D8	GBC1/IO36RSB0
D9	GBB2/IO43RSB0
D10	IO28RSB0
D11	IO44RSB0
D12	GCB1/IO53RSB0
E1	V _{CC}
E2	GFC0/IO125RSB1
E3	GFC1/IO126RSB1
E4	V _{CCI} B1
E5	IO68RSB1
E6	V _{CCI} B0
E7	V _{CCI} B0
E8	GCC1/IO51RSB0
E9	V _{CCI} B0
E10	V _{CC}
E11	GCA0/IO56RSB0
E12	IO46RSB0
F1	GFB0/IO123RSB1
F2	V _{COMPLF}
F3	GFB1/IO124RSB1
F4	IO127RSB1
F5	GND
F6	GND
F7	GND
F8	GCC0/IO52RSB0
F9	GCB0/IO54RSB0
F10	GND
F11	GCA1/IO55RSB0
F12	GCA2/IO57RSB0
on" section on page	2-46.

144-P	Pin FBGA*
Pin Number	A3P125 Function
G1	GFA1/IO121RSB1
G2	GND
G3	V _{CCPLF}
G4	GFA0/IO122RSB1
G5	GND
G6	GND
G7	GND
G8	GDC1/IO61RSB0
G9	IO48RSB0
G10	GCC2/IO59RSB0
G11	IO47RSB0
G12	GCB2/IO58RSB0
H1	V _{CC}
H2	GFB2/IO119RSB1
H3	GFC2/IO118RSB1
H4	GEC1/IO112RSB1
H5	V _{CC}
H6	IO50RSB0
H7	IO60RSB0
H8	GDB2/IO71RSB1
H9	GDC0/IO62RSB0
H10	V _{CCI} B0
H11	IO49RSB0
H12	V _{CC}
J1	GEB1/IO110RSB1
J2	IO115RSB1
J3	V _{CCI} B1
J4	GEC0/IO111RSB1
J5	IO116RSB1
J6	IO117RSB1
J7	V _{CC}
J8	ТСК
J9	GDA2/IO70RSB1
J10	TDO
J11	GDA1/IO65RSB0
J12	GDB1/IO63RSB0

144-P	Pin FBGA*
Pin Number	A3P125 Function
K1	GEB0/IO109RSB1
К2	GEA1/IO108RSB1
К3	GEA0/IO107RSB1
К4	GEA2/IO106RSB1
К5	IO100RSB1
K6	IO98RSB1
К7	GND
K8	IO73RSB1
К9	GDC2/IO72RSB1
K10	GND
K11	GDA0/IO66RSB0
K12	GDB0/IO64RSB0
L1	GND
L2	VMV1
L3	GEB2/IO105RSB1
L4	IO102RSB1
L5	V _{CCI} B1
L6	IO95RSB1
L7	IO85RSB1
L8	IO74RSB1
L9	TMS
L10	V _{JTAG}
L11	VMV1
L12	TRST
M1	GNDQ
M2	GEC2/IO104RSB1
M3	IO103RSB1
M4	IO101RSB1
M5	IO97RSB1
M6	IO94RSB1
M7	IO86RSB1
M8	IO75RSB1
M9	TDI
M10	V _{CCI} B1
M11	V _{PUMP}
M12	GNDQ

ProASIC3 Flash Family FPGAs

	in FBGA*	144-P
Pin Nun	A3P250 Function	Pin Number
D1	GNDQ	A1
D2	VMV0	A2
D3	GAB0/IO02RSB0	A3
D4	GAB1/IO03RSB0	A4
D5	IO16RSB0	A5
D6	GND	A6
D7	IO29RSB0	A7
D8	V _{CC}	A8
D9	IO33RSB0	A9
D10	GBA0/IO39RSB0	A10
D11	GBA1/IO40RSB0	A11
D12	GNDQ	A12
E1	GAB2/IO117UDB3	B1
E2	GND	B2
E3	GAA0/IO00RSB0	B3
E4	GAA1/IO01RSB0	B4
E5	IO14RSB0	B5
E6	IO19RSB0	B6
E7	IO22RSB0	B7
E8	IO30RSB0	B8
E9	GBB0/IO37RSB0	B9
E10	GBB1/IO38RSB0	B10
E11	GND	B11
E12	VMV1	B12
F1	IO117VDB3	C1
F2	GFA2/IO107PPB3	C2
F3	GAC2/IO116UDB3	C3
F4	V _{CC}	C4
F5	IO12RSB0	C5
F6	IO17RSB0	C6
F7	IO24RSB0	C7
F8	IO31RSB0	C8
F9	IO34RSB0	С9
F10	GBA2/IO41PDB1	C10
F11	IO41NDB1	C11
F12	GBC2/IO43PPB1	C12

144-F	Pin FBGA*	
Pin Number A3P250 Function		
D1	IO112NDB3	
D2	IO112PDB3	
D3	IO116VDB3	
D4	GAA2/IO118UPB3	
D5	GAC0/IO04RSB0	
D6	GAC1/IO05RSB0	
D7	GBC0/IO35RSB0	
D8	GBC1/IO36RSB0	
D9	GBB2/IO42PDB1	
D10	IO42NDB1	
D11	IO43NPB1	
D12	GCB1/IO49PPB1	
E1	V _{CC}	
E2	GFC0/IO110NDB3	
E3	GFC1/IO110PDB3	
E4	V _{CCI} B3	
E5	IO118VPB3	
E6	V _{CCI} BO	
E7	V _{CCI} B0	
E8	GCC1/IO48PDB1	
E9	V _{CCI} B1	
E10	V _{CC}	
E11	GCA0/IO50NDB1	
E12	IO51NDB1	
F1	GFB0/IO109NPB3	
F2	V _{COMPLF}	
F3	GFB1/IO109PPB3	
F4	F4 IO107NPB3	
F5	GND	
F6	GND	
F7	GND	
F8	GCC0/IO48NDB1	
F9	GCB0/IO49NPB1	
F10	GND	
F11	GCA1/IO50PDB1	
F12	GCA2/IO51PDB1	

144-Pin FBGA*		
Pin Number A3P250 Functio		
G1	GFA1/IO108PPB3	
G2	GND	
G3	V _{CCPLF}	
G4	GFA0/IO108NPB3	
G5	GND	
G6	GND	
G7	GND	
G8	GDC1/IO58UPB1	
G9	IO53NDB1	
G10	GCC2/IO53PDB1	
G11	IO52NDB1	
G12	GCB2/IO52PDB1	
H1	V _{CC}	
H2	GFB2/IO106PDB3	
H3	GFC2/IO105PSB3	
H4	GEC1/IO100PDB3	
H5	V _{CC}	
H6	IO79RSB2	
H7	IO65RSB2	
H8	GDB2/IO62RSB2	
Н9	GDC0/IO58VPB1	
H10	V _{CCI} B1	
H11	IO54PSB1	
H12	V _{CC}	
J1	GEB1/IO99PDB3	
J2	IO106NDB3	
J3	V _{CCI} B3	
J4	GEC0/IO100NDB3	
J5	IO88RSB2	
JG	IO81RSB2	
J7	V _{CC}	
J8	ТСК	
J9	GDA2/IO61RSB2	
J10	TDO	
J11	GDA1/IO60UDB1	
J12	GDB1/IO59UDB1	

144-Pin FBGA*		
Pin Number A3P250 Functio		
K1	GEB0/IO99NDB3	
К2	GEA1/IO98PDB3	
К3	GEA0/IO98NDB3	
К4	GEA2/IO97RSB2	
К5	IO90RSB2	
K6	IO84RSB2	
K7	GND	
K8	IO66RSB2	
К9	GDC2/IO63RSB2	
K10	GND	
K11	GDA0/IO60VDB1	
K12	GDB0/IO59VDB1	
L1	GND	
L2	VMV3	
L3	GEB2/IO96RSB2	
L4	IO91RSB2	
L5	V _{CCI} B2	
L6	IO82RSB2	
L7	IO80RSB2	
L8	IO72RSB2	
L9	TMS	
L10	V _{JTAG}	
L11	VMV2	
L12	TRST	
M1	GNDQ	
M2	GEC2/IO95RSB2	
M3	IO92RSB2	
M4	IO89RSB2	
M5	IO87RSB2	
M6	IO85RSB2	
M7	IO78RSB2	
M8	IO76RSB2	
M9	TDI	
M10	V _{CCI} B2	
M11	V _{PUMP}	
M12	GNDQ	

ProASIC3 Flash Family FPGAs

144-Pi	144-Pin FBGA*	
Pin Number	A3P400 Function	Р
A1	GNDQ	
A2	VMV0	
A3	GAB0/IO02RSB0	
A4	GAB1/IO03RSB0	
A5	IO16RSB0	
A6	GND	
A7	IO30RSB0	
A8	V _{CC}	
A9	IO34RSB0	
A10	GBA0/IO58RSB0	
A11	GBA1/IO59RSB0	
A12	GNDQ	
B1	GAB2/IO154UDB3	
B2	GND	
B3	GAA0/IO00RSB0	
B4	GAA1/IO01RSB0	
B5	IO14RSB0	
B6	IO19RSB0	
B7	IO23RSB0	
B8	IO31RSB0	
B9	GBB0/IO56RSB0	
B10	GBB1/IO57RSB0	
B11	GND	
B12	VMV1	
C1	IO154VDB3	
C2	GFA2/IO144PPB3	
С3	GAC2/IO153UDB3	
C4	V _{CC}	
C5	IO12RSB0	
C6	IO17RSB0	
C7	IO25RSB0	
C8	IO32RSB0	
С9	IO53RSB0	
C10	GBA2/IO60PDB1	
C11	IO60NDB1	
C12	GBC2/IO62PPB1	

144-Pin FBGA*		
Pin Number	A3P400 Function	
D1	IO149NDB3	
D2	IO149PDB3	
D3	IO153VDB3	
D4	GAA2/IO155UPB3	
D5	GAC0/IO04RSB0	
D6	GAC1/IO05RSB0	
D7	GBC0/IO54RSB0	
D8	GBC1/IO55RSB0	
D9	GBB2/IO61PDB1	
D10	IO61NDB1	
D11	IO62NPB1	
D12	GCB1/IO68PPB1	
E1	V _{CC}	
E2	GFC0/IO147NDB3	
E3	GFC1/IO147PDB3	
E4	V _{CCI} B3	
E5	IO155VPB3	
E6	V _{CCI} B0	
E7	V _{CCI} B0	
E8	GCC1/IO67PDB1	
E9	V _{CCI} B1	
E10	V _{CC}	
E11	GCA0/IO69NDB1	
E12	IO70NDB1	
F1	GFB0/IO146NPB3	
F2	V _{COMPLF}	
F3	GFB1/IO146PPB3	
F4	IO144NPB3	
F5	GND	
F6	GND	
F7	GND	
F8	GCC0/IO67NDB1	
F9	GCB0/IO68NPB1	
F10	GND	
F11	GCA1/IO69PDB1	
F12	GCA2/IO70PDB1	
F12 on" section on page 2		

144-Pin FBGA*		
Pin Number A3P400 Functio		
G1 GFA1/IO145PPE		
G2	GND	
G3	V _{CCPLF}	
G4	GFA0/IO145NPB3	
G5	GND	
G6	GND	
G7	GND	
G8	GDC1/IO77UPB1	
G9	IO72NDB1	
G10	GCC2/IO72PDB1	
G11	IO71NDB1	
G12	GCB2/IO71PDB1	
H1	V _{CC}	
H2	GFB2/IO143PDB3	
H3	GFC2/IO142PSB3	
H4	GEC1/IO137PDB3	
H5	V _{CC}	
H6	IO75PDB1	
H7	IO75NDB1	
H8	GDB2/IO81RSB2	
H9	GDC0/IO77VPB1	
H10	V _{CCI} B1	
H11	IO73PSB1	
H12	V _{CC}	
J1	GEB1/IO136PDB3	
J2	IO143NDB3	
J3	V _{CCI} B3	
J4	GEC0/IO137NDB3	
J5	IO125RSB2	
J6	IO116RSB2	
J7	V _{CC}	
J8	ТСК	
J9	GDA2/IO80RSB2	
J10	TDO	
J11	GDA1/IO79UDB1	
J12	GDB1/IO78UDB1	

144-Pin FBGA*		
Pin Number A3P400 Functio		
K1	GEB0/IO136NDB3	
K2	GEA1/IO135PDB3	
K3	GEA0/IO135NDB3	
K4	GEA2/IO134RSB2	
K5	IO127RSB2	
K6	IO121RSB2	
K7	GND	
K8	IO104RSB2	
К9	GDC2/IO82RSB2	
K10	GND	
K11	GDA0/IO79VDB1	
K12	GDB0/IO78VDB1	
L1	GND	
L2	VMV3	
L3	GEB2/IO133RSB2	
L4	IO128RSB2	
L5	V _{CCI} B2	
L6	IO119RSB2	
L7	IO114RSB2	
L8	IO110RSB2	
L9	TMS	
L10	V _{JTAG}	
L11	VMV2	
L12	TRST	
M1	GNDQ	
M2	GEC2/IO132RSB2	
M3	IO129RSB2	
M4	IO126RSB2	
M5	IO124RSB2	
M6	IO122RSB2	
M7	IO117RSB2	
M8	IO115RSB2	
M9	TDI	
M10	V _{CCI} B2	
M11	V _{PUMP}	
M12	GNDQ	

ProASIC3 Flash Fa	amily FPGAs

144-Pin FBGA* 144		
Pin Number	A3P1000 Function	Pin Number
A1	GNDQ	D2
A2	VMV0	D3
A3	GAB0/IO02RSB0	D4
A4	GAB1/IO03RSB0	D5
A5	IO10RSB0	D6
A6	GND	D7
A7	IO44RSB0	D8
A8	V _{CC}	D9
A9	IO69RSB0	D10
A10	GBA0/IO76RSB0	D11
A11	GBA1/IO77RSB0	D12
A12	GNDQ	E1
B1	GAB2/IO224PDB3	E2
B2	GND	E3
B3	GAA0/IO00RSB0	E4
B4	GAA1/IO01RSB0	E5
B5	IO13RSB0	E6
B6	IO26RSB0	E7
B7	IO35RSB0	E8
B8	IO60RSB0	E9
B9	GBB0/IO74RSB0	E10
B10	GBB1/IO75RSB0	E11
B11	GND	E12
B12	VMV1	F1
C1	IO224NDB3	F2
C2	GFA2/IO206PPB3	F3
C3	GAC2/IO223PDB3	F4
C4	V _{CC}	F5
C5	IO16RSB0	F6
C6	IO29RSB0	F7
C7	IO32RSB0	F8
C8	IO63RSB0	F9
С9	IO66RSB0	F10
C10	GBA2/IO78PDB1	F11
C11	IO78NDB1	F12
C12	GBC2/IO80PPB1	G1
D1	IO213PDB3	G2

144-I	Pin FBGA*
in Number	A3P1000 Function
D2	IO213NDB3
D3	IO223NDB3
D4	GAA2/IO225PPB3
D5	GAC0/IO04RSB0
D6	GAC1/IO05RSB0
D7	GBC0/IO72RSB0
D8	GBC1/IO73RSB0
D9	GBB2/IO79PDB1
D10	IO79NDB1
D11	IO80NPB1
D12	GCB1/IO92PPB1
E1	V _{CC}
E2	GFC0/IO209NDB3
E3	GFC1/IO209PDB3
E4	V _{CCI} B3
E5	IO225NPB3
E6	V _{CCI} B0
E7	V _{CCI} B0
E8	GCC1/IO91PDB1
E9	V _{CCI} B1
E10	V _{CC}
E11	GCA0/IO93NDB1
E12	IO94NDB1
F1	GFB0/IO208NPB3
F2	V _{COMPLF}
F3	GFB1/IO208PPB3
F4	IO206NPB3
F5	GND
F6	GND
F7	GND
F8	GCC0/IO91NDB1
F9	GCB0/IO92NPB1
F10	GND
F11	GCA1/IO93PDB1
F12	GCA2/IO94PDB1
G1	GFA1/IO207PPB3
G2	GND
section on page	2-46.

144-Pin FBGA*		
Pin Number A3P1000 Functio		
G3	V _{CCPLF}	
G4	GFA0/IO207NPB3	
G5	GND	
G6	GND	
G7	GND	
G8	GDC1/IO111PPB1	
G9	IO96NDB1	
G10	GCC2/IO96PDB1	
G11	IO95NDB1	
G12	GCB2/IO95PDB1	
H1	V _{CC}	
H2	GFB2/IO205PDB3	
H3	GFC2/IO204PSB3	
H4	GEC1/IO190PDB3	
H5	V _{CC}	
H6	IO105PDB1	
H7	IO105NDB1	
H8	GDB2/IO115RSB2	
H9	GDC0/IO111NPB1	
H10	V _{CCI} B1	
H11	IO101PSB1	
H12	V _{CC}	
J1	GEB1/IO189PDB3	
J2	IO205NDB3	
J3	V _{CCI} B3	
J4	GEC0/IO190NDB3	
J5	IO160RSB2	
J6	IO157RSB2	
J7	V _{CC}	
J8	ТСК	
J9	GDA2/IO114RSB2	
J10	TDO	
J11	GDA1/IO113PDB1	
J12	GDB1/IO112PDB1	
K1	GEB0/IO189NDB3	
K2	GEA1/IO188PDB3	
К3	GEA0/IO188NDB3	

 D1
 IO213PDB3
 G2


 Note:
 *Refer to the "User I/O Naming Convention" section on page 2-46.

144-Pin FBGA*		
Pin Number A3P1000 Function		
К4	GEA2/IO187RSB2	
К5	IO169RSB2	
K6	IO152RSB2	
К7	GND	
K8	IO117RSB2	
К9	GDC2/IO116RSB2	
K10	GND	
K11	GDA0/IO113NDB1	
K12	GDB0/IO112NDB1	
L1	GND	
L2	VMV3	
L3	GEB2/IO186RSB2	
L4	IO172RSB2	
L5	V _{CCI} B2	
L6	IO153RSB2	
L7	IO144RSB2	
L8	IO140RSB2	
L9	TMS	
L10	V _{JTAG}	
L11	VMV2	
L12	TRST	
M1	GNDQ	
M2	GEC2/IO185RSB2	
M3	IO173RSB2	
M4	IO168RSB2	
M5	IO161RSB2	
M6	IO156RSB2	
M7	IO145RSB2	
M8	IO141RSB2	
M9	TDI	
M10	V _{CCI} B2	
M11	V _{PUMP}	
M12	GNDQ	
	1	

Note: *Refer to the "User I/O Naming Convention" section on page 2-46.



256-Pin FBGA



Note

For Package Manufacturing and Environmental information, visit Resource center at http://www.actel.com/products/rescenter/package/index.html.

256-Pin FBGA*		
Pin Number A3P250 Function		
A1	GND	
A2	GAA0/IO00RSB0	
A3	GAA1/IO01RSB0	
A4	GAB0/IO02RSB0	
A5	IO07RSB0	
A6	IO10RSB0	
Α7	IO11RSB0	
A8	IO15RSB0	
A9	IO20RSB0	
A10	IO25RSB0	
A11	IO29RSB0	
A12	IO33RSB0	
A13	GBB1/IO38RSB0	
A14	GBA0/IO39RSB0	
A15	GBA1/IO40RSB0	
A16	GND	
B1	GAB2/IO117UDB3	
B2	GAA2/IO118UDB3	
B3	NC	
B4	GAB1/IO03RSB0	
B5	IO06RSB0	
B6	IO09RSB0	
Β7	IO12RSB0	
B8	IO16RSB0	
B9	IO21RSB0	
B10	IO26RSB0	
B11	IO30RSB0	
B12	GBC1/IO36RSB0	
B13	GBB0/IO37RSB0	
B14	NC	
B15	GBA2/IO41PDB1	
B16	IO41NDB1	
C1	IO117VDB3	
C2	IO118VDB3	
С3	NC	
C4	NC	

	256-Pin FBGA*		
Pin Number	A3P250 Function		
C5	GAC0/IO04RSB0		
C6	GAC1/IO05RSB0		
C7	IO13RSB0		
C8	IO17RSB0		
С9	IO22RSB0		
C10	IO27RSB0		
C11	IO31RSB0		
C12	GBC0/IO35RSB0		
C13	IO34RSB0		
C14	NC		
C15	IO42NPB1		
C16	IO44PDB1		
D1	IO114VDB3		
D2	IO114UDB3		
D3	GAC2/IO116UDB3		
D4	NC		
D5	GNDQ		
D6	IO08RSB0		
D7	IO14RSB0		
D8	IO18RSB0		
D9	IO23RSB0		
D10	IO28RSB0		
D11	IO32RSB0		
D12	GNDQ		
D13	NC		
D14	GBB2/IO42PPB1		
D15	NC		
D16	IO44NDB1		
E1	IO113PDB3		
E2	NC		
E3	IO116VDB3		
E4	IO115UDB3		
E5	VMV0		
E6	V _{CCI} B0		
E7	V _{CCI} B0		
E8	IO19RSB0		

256-Pin FBGA*		
Pin Number A3P250 Function		
E9	IO24RSB0	
E10	V _{CCI} B0	
E11	V _{CCI} B0	
E12	VMV1	
E13	GBC2/IO43PDB1	
E14	IO46RSB1	
E15	NC	
E16	IO45PDB1	
F1	IO113NDB3	
F2	IO112PPB3	
F3	NC	
F4	IO115VDB3	
F5	V _{CCI} B3	
F6	GND	
F7	V _{CC}	
F8	V _{CC}	
F9	V _{CC}	
F10	V _{CC}	
F11	GND	
F12	V _{CCI} B1	
F13	IO43NDB1	
F14	NC	
F15	IO47PPB1	
F16	IO45NDB1	
G1	IO111NDB3	
G2	IO111PDB3	
G3	IO112NPB3	
G4	GFC1/IO110PPB3	
G5	V _{CCI} B3	
G6	V _{CC}	
G7	GND	
G8	GND	
G9	GND	
G10	GND	
G11	V _{CC}	
G12	V _{CCI} B1	

ProASIC3 Flash Family FPGAs

256-Pi	n FBGA*	
Pin Number	A3P250 Function	I
G13	GCC1/IO48PPB1	
G14	IO47NPB1	
G15	IO54PDB1	
G16	IO54NDB1	
H1	GFB0/IO109NPB3	
H2	GFA0/IO108NDB3	
H3	GFB1/IO109PPB3	
H4	V _{COMPLF}	
H5	GFC0/IO110NPB3	
H6	V _{CC}	
H7	GND	
H8	GND	
Н9	GND	
H10	GND	
H11	V _{CC}	
H12	GCC0/IO48NPB1	
H13	GCB1/IO49PPB1	
H14	GCA0/IO50NPB1	
H15	NC	
H16	GCB0/IO49NPB1	
J1	GFA2/IO107PPB3	
J2	GFA1/IO108PDB3	
J3	V _{CCPLF}	
J4	IO106NDB3	
J5	GFB2/IO106PDB3	
Je	V _{CC}	
J7	GND	
J8	GND	
19	GND	
J10	GND	
J11	V _{CC}	
J12	GCB2/IO52PPB1	
J13	GCA1/IO50PPB1	
J14	GCC2/IO53PPB1	
J15	NC	
J16	GCA2/IO51PDB1	

256-Pin FBGA*		
Pin Number	A3P250 Function	
К1	GFC2/IO105PDB3	
K2	IO107NPB3	
К3	IO104PPB3	
К4	NC	
K5	V _{CCI} B3	
K6	V _{CC}	
K7	GND	
K8	GND	
К9	GND	
K10	GND	
K11	V _{CC}	
K12	V _{CCI} B1	
K13	IO52NPB1	
K14	IO55RSB1	
K15	IO53NPB1	
K16	IO51NDB1	
L1	IO105NDB3	
L2	IO104NPB3	
L3	NC	
L4	IO102RSB3	
L5	V _{CCI} B3	
L6	GND	
L7	V _{CC}	
L8	V _{CC}	
L9	V _{CC}	
L10	V _{CC}	
L11	GND	
L12	V _{CCI} B1	
L13	GDB0/IO59VPB1	
L14	IO57VDB1	
L15	IO57UDB1	
L16	IO56PDB1	
M1	IO103PDB3	
M2	NC	
M3	IO101NPB3	
M4	GEC0/IO100NPB3	
on" section on page 2	2-46	

256-Pin FBGA*		
Pin Number A3P250 Function		
M5	VMV3	
M6	V _{CCI} B2	
M7	V _{CCI} B2	
M8	NC	
M9	IO74RSB2	
M10	V _{CCI} B2	
M11	V _{CCI} B2	
M12	VMV2	
M13	NC	
M14	GDB1/IO59UPB1	
M15	GDC1/IO58UDB1	
M16	IO56NDB1	
N1	IO103NDB3	
N2	IO101PPB3	
N3	GEC1/IO100PPB3	
N4	NC	
N5	GNDQ	
N6	GEA2/IO97RSB2	
N7	IO86RSB2	
N8	IO82RSB2	
N9	IO75RSB2	
N10	IO69RSB2	
N11	IO64RSB2	
N12	GNDQ	
N13	NC	
N14	V _{JTAG}	
N15	GDC0/IO58VDB1	
N16	GDA1/IO60UDB1	
P1	GEB1/IO99PDB3	
P2	GEB0/IO99NDB3	
P3	NC	
P4	NC	
Р5	IO92RSB2	
P6	IO89RSB2	
P7	IO85RSB2	
P8	IO81RSB2	

256-Pin FBGA*		
Pin Number A3P250 Function		
Р9	IO76RSB2	
P10	IO71RSB2	
P11	IO66RSB2	
P12	NC	
P13	ТСК	
P14	V _{PUMP}	
P15	TRST	
P16	GDA0/IO60VDB1	
R1	GEA1/IO98PDB3	
R2	GEA0/IO98NDB3	
R3	NC	
R4	GEC2/IO95RSB2	
R5	IO91RSB2	
R6	IO88RSB2	
R7	IO84RSB2	
R8	IO80RSB2	
R9	IO77RSB2	
R10	IO72RSB2	
R11	IO68RSB2	
R12	IO65RSB2	
R13	GDB2/IO62RSB2	
R14	TDI	
R15	NC	
R16	TDO	
T1	GND	
T2	IO94RSB2	
Т3	GEB2/IO96RSB2	
T4	IO93RSB2	
T5	IO90RSB2	
T6	IO87RSB2	
Τ7	IO83RSB2	
Т8	IO79RSB2	
Т9	IO78RSB2	
T10	IO73RSB2	
T11	IO70RSB2	
T12	GDC2/IO63RSB2	
·		

256-Pin FBGA*		
Pin Number A3P250 Functi		
T13	IO67RSB2	
T14	GDA2/IO61RSB2	
T15	TMS	
T16	GND	

ProASIC3 Flash Fa	mily FPGAs

256-Pin FBGA		256-Pin FBGA	
Pin Number	A3P400 Function	Pin Number	A3P400
A1	GND	C5	GAC0/I
A2	GAA0/IO00RSB0	C6	GAC1/I
A3	GAA1/IO01RSB0	C7	102
A4	GAB0/IO02RSB0	C8	1024
A5	IO16RSB0	С9	103
A6	IO17RSB0	C10	103
A7	IO22RSB0	C11	104
A8	IO28RSB0	C12	GBC0/I
A9	IO34RSB0	C13	104
A10	IO37RSB0	C14	1V
A11	IO41RSB0	C15	106
A12	IO43RSB0	C16	1063
A13	GBB1/IO57RSB0	D1	IO15
A14	GBA0/IO58RSB0	D2	IO15
A15	GBA1/IO59RSB0	D3	GAC2/IC
A16	GND	D4	100
B1	GAB2/IO154UDB3	D5	GI
B2	GAA2/IO155UDB3	D6	IO1
B3	IO12RSB0	D7	IO1
B4	GAB1/IO03RSB0	D8	102
B5	IO13RSB0	D9	103
B6	IO14RSB0	D10	104
B7	IO21RSB0	D11	104
B8	IO27RSB0	D12	GI
B9	IO32RSB0	D13	104
B10	IO38RSB0	D14	GBB2/I
B11	IO42RSB0	D15	105
B12	GBC1/IO55RSB0	D16	1063
B13	GBB0/IO56RSB0	E1	IO15
B14	IO44RSB0	E2	100
B15	GBA2/IO60PDB1	E3	IO15
B16	IO60NDB1	E4	IO15
C1	IO154VDB3	E5	l) VI
C2	IO155VDB3	E6	Vc
C3	IO11RSB0	E7	Vc
C4	IO07RSB0	E8	IO2
	1	L	

256-Pin FBGA	
Pin Number	A3P400 Function
E9	IO31RSB0
E10	V _{CCI} B0
E11	V _{CCI} B0
E12	VMV1
E13	GBC2/IO62PDB1
E14	IO65RSB1
E15	IO52RSB0
E16	IO66PDB1
F1	IO150NDB3
F2	IO149NPB3
F3	IO09RSB0
F4	IO152UDB3
F5	V _{CCI} B3
F6	GND
F7	V _{CC}
F8	V _{CC}
F9	V _{CC}
F10	V _{CC}
F11	GND
F12	V _{CCI} B1
F13	IO62NDB1
F14	IO49RSB0
F15	IO64PPB1
F16	IO66NDB1
G1	IO148NDB3
G2	IO148PDB3
G3	IO149PPB3
G4	GFC1/IO147PPB3
G5	V _{CCI} B3
G6	V _{CC}
G7	GND
G8	GND
G9	GND
G10	GND
G11	V _{CC}
G12	V _{CCI} B1

A3P400 Function GAC0/IO04RSB0 GAC1/IO05RSB0 IO20RSB0 IO24RSB0 IO33RSB0 IO39RSB0 IO45RSB0 GBC0/IO54RSB0 IO48RSB0 VMV0 IO61NPB1 IO63PDB1 IO151VDB3 IO151UDB3 GAC2/IO153UDB3 IO06RSB0 GNDQ IO10RSB0 IO19RSB0 IO26RSB0 IO30RSB0 IO40RSB0 IO46RSB0 GNDQ IO47RSB0 GBB2/IO61PPB1 IO53RSB0 IO63NDB1 IO150PDB3 IO08RSB0 IO153VDB3 IO152VDB3 VMV0 V_{CCI}B0 V_{CCI}B0 IO25RSB0

256-Pin FBGA		256-Pin FBGA	
Pin Number	A3P400 Function	Pin Number	A3P400
G13	GCC1/IO67PPB1	К1	GFC2/IC
G14	IO64NPB1	К2	IO14
G15	IO73PDB1	К3	IO14
G16	IO73NDB1	К4	1012
H1	GFB0/IO146NPB3	К5	Vo
H2	GFA0/IO145NDB3	K6	Ň
H3	GFB1/IO146PPB3	K7	0
H4	V _{COMPLF}	K8	0
H5	GFC0/IO147NPB3	К9	0
H6	V _{CC}	K10	(
H7	GND	K11	Ň
H8	GND	K12	Vo
H9	GND	K13	107
H10	GND	K14	107
H11	V _{CC}	K15	107
H12	GCC0/IO67NPB1	K16	107
H13	GCB1/IO68PPB1	L1	IO14
H14	GCA0/IO69NPB1	L2	IO14
H15	NC	L3	1012
H16	GCB0/IO68NPB1	L4	IO13
J1	GFA2/IO144PPB3	L5	Vo
J2	GFA1/IO145PDB3	L6	0
J3	V _{CCPLF}	L7	Ň
J4	IO143NDB3	L8	١
J5	GFB2/IO143PDB3	L9	١
JG	V _{CC}	L10	١
J7	GND	L11	0
J8	GND	L12	Vo
J9	GND	L13	GDB0/
J10	GND	L14	107
J11	V _{CC}	L15	107
J12	GCB2/IO71PPB1	L16	107
J13	GCA1/IO69PPB1	M1	IO14
J14	GCC2/IO72PPB1	M2	IO13
J15	NC	M3	IO13
J16	GCA2/IO70PDB1	M4	GEC0/IC

n FBGA	256-Pin FBGA	
A3P400 Function	Pin Number	A3P400 Function
GFC2/IO142PDB3	M5	VMV3
IO144NPB3	M6	V _{CCI} B2
IO141PPB3	M7	V _{CCI} B2
IO120RSB2	M8	IO108RSB2
V _{CCI} B3	M9	IO101RSB2
V _{CC}	M10	V _{CCI} B2
GND	M11	V _{CCI} B2
GND	M12	VMV2
GND	M13	IO83RSB2
GND	M14	GDB1/IO78UPB1
V _{CC}	M15	GDC1/IO77UDB1
V _{CCI} B1	M16	IO75NDB1
IO71NPB1	N1	IO140NDB3
IO74RSB1	N2	IO138PPB3
IO72NPB1	N3	GEC1/IO137PPB3
IO70NDB1	N4	IO131RSB2
IO142NDB3	N5	GNDQ
IO141NPB3	N6	GEA2/IO134RSB2
IO125RSB2	N7	IO117RSB2
IO139RSB3	N8	IO111RSB2
V _{CCI} B3	N9	IO99RSB2
GND	N10	IO94RSB2
V _{CC}	N11	IO87RSB2
V _{CC}	N12	GNDQ
V _{CC}	N13	IO93RSB2
V _{CC}	N14	V _{JTAG}
GND	N15	GDC0/IO77VDB1
V _{CCI} B1	N16	GDA1/IO79UDB1
GDB0/IO78VPB1	P1	GEB1/IO136PDB3
IO76VDB1	P2	GEB0/IO136NDB3
IO76UDB1	РЗ	VMV2
IO75PDB1	P4	IO129RSB2
IO140PDB3	Р5	IO128RSB2
IO130RSB2	P6	IO122RSB2
IO138NPB3	P7	IO115RSB2
GEC0/IO137NPB3	P8	IO110RSB2
46.	L	1

Note: *Refer to the "User I/O Naming Convention" section on page 2-46.



256-Pin FBGA	
Pin Number A3P400 Function	
P9	IO98RSB2
P10	IO95RSB2
P11	IO88RSB2
P12	IO84RSB2
P13	ТСК
P14	V _{PUMP}
P15	TRST
P16	GDA0/IO79VDB1
R1	GEA1/IO135PDB3
R2	GEA0/IO135NDB3
R3	IO127RSB2
R4	GEC2/IO132RSB2
R5	IO123RSB2
R6	IO118RSB2
R7	IO112RSB2
R8	IO106RSB2
R9	IO100RSB2
R10	IO96RSB2
R11	IO89RSB2
R12	IO85RSB2
R13	GDB2/IO81RSB2
R14	TDI
R15	NC
R16	TDO
T1	GND
T2	IO126RSB2
Т3	GEB2/IO133RSB2
T4	IO124RSB2
T5	IO116RSB2
T6	IO113RSB2
T7	IO107RSB2
Т8	IO105RSB2
Т9	IO102RSB2
T10	IO97RSB2
T11	IO92RSB2
T12	GDC2/IO82RSB2

256-Pin FBGA		
Pin Number	A3P400 Function	
T13	IO86RSB2	
T14	GDA2/IO80RSB2	
T15	TMS	
T16	GND	

256-Pin FBGA*		
Pin Number	A3P600 Function	Pi
A1	GND	
A2	GAA0/IO00RSB0	
A3	GAA1/IO01RSB0	
A4	GAB0/IO02RSB0	
A5	IO12RSB0	
A6	IO14RSB0	
A7	IO19RSB0	
A8	IO26RSB0	
A9	IO31RSB0	
A10	IO37RSB0	
A11	IO41RSB0	
A12	IO47RSB0	
A13	GBB1/IO57RSB0	
A14	GBA0/IO58RSB0	
A15	GBA1/IO59RSB0	
A16	GND	
B1	GAB2/IO169PDB3	
B2	GAA2/IO170PDB3	
B3	GNDQ	
B4	GAB1/IO03RSB0	
B5	IO10RSB0	
B6	IO15RSB0	
B7	IO18RSB0	
B8	IO24RSB0	
B9	IO32RSB0	
B10	IO40RSB0	
B11	IO43RSB0	
B12	GBC1/IO55RSB0	
B13	GBB0/IO56RSB0	
B14	IO49RSB0	
B15	GBA2/IO60PDB1	
B16	IO60NDB1	
C1	IO169NDB3	
C2	IO170NDB3	
C3	VMV3	
C4	IO06RSB0	
C5	GAC0/IO04RSB0	

256-Pin FBGA*	
Pin Number	A3P600 Function
C6	GAC1/IO05RSB0
С7	IO17RSB0
C8	IO25RSB0
С9	IO33RSB0
C10	IO38RSB0
C11	IO42RSB0
C12	GBC0/IO54RSB0
C13	IO52RSB0
C14	IO51RSB0
C15	IO50RSB0
C16	IO61NPB1
D1	IO166NDB3
D2	IO166PDB3
D3	GAC2/IO168PDB3
D4	IO168NDB3
D5	GNDQ
D6	IO13RSB0
D7	IO16RSB0
D8	IO22RSB0
D9	IO36RSB0
D10	IO39RSB0
D11	IO46RSB0
D12	GNDQ
D13	IO53RSB0
D14	GBB2/IO61PPB1
D15	IO63PPB1
D16	IO65PDB1
E1	IO165NDB3
E2	IO165PDB3
E3	IO167PDB3
E4	IO167NDB3
E5	VMV0
E6	V _{CCI} B0
E7	V _{CCI} B0
E8	IO29RSB0
E9	IO30RSB0
E10	V _{CCI} B0
on" section on pag	0.2.46

256-Pin FBGA*	
Pin Number	A3P600 Function
E11	V _{CCI} B0
E12	VMV1
E13	GBC2/IO62PDB1
E14	IO63NPB1
E15	IO64PPB1
E16	IO65NDB1
F1	IO154PSB3
F2	IO162PPB3
F3	IO164PDB3
F4	IO164NDB3
F5	V _{CCI} B3
F6	GND
F7	V _{CC}
F8	V _{CC}
F9	V _{CC}
F10	V _{CC}
F11	GND
F12	V _{CCI} B1
F13	IO62NDB1
F14	IO64NPB1
F15	IO66PPB1
F16	IO67PPB1
G1	IO155NDB3
G2	IO155PDB3
G3	IO162NPB3
G4	GFC1/IO161PPB3
G5	V _{CCI} B3
G6	V _{CC}
G7	GND
G8	GND
G9	GND
G10	GND
G11	V _{CC}
G12	V _{CCI} B1
G13	GCC1/IO68PPB1
G14	IO66NPB1
G15	IO67NPB1

Actel [®]
ProASIC3 Flash Family FPGAs

256-Pin FBGA*		
Pin Number A3P600 Function		
G16	IO71NPB1	
H1	GFB0/IO160NPB3	
H2	GFA0/IO159NDB3	
H3	GFB1/IO160PPB3	
H4	V _{COMPLF}	
H5	GFC0/IO161NPB3	
H6	V _{CC}	
H7	GND	
H8	GND	
H9	GND	
H10	GND	
H11	V _{CC}	
H12	GCC0/IO68NPB1	
H13	GCB1/IO69PPB1	
H14	GCA0/IO70NPB1	
H15	IO73NPB1	
H16	GCB0/IO69NPB1	
J1	GFA2/IO158PPB3	
J2	GFA1/IO159PDB3	
J3	V _{CCPLF}	
J4	IO157NDB3	
J5	GFB2/IO157PDB3	
JG	V _{CC}	
J7	GND	
J8	GND	
J9	GND	
J10	GND	
J11	V _{CC}	
J12	GCB2/IO72PPB1	
J13	GCA1/IO70PPB1	
J14	GCC2/IO73PPB1	
J15	IO77PPB1	
J16	GCA2/IO71PPB1	
K1	GFC2/IO156PPB3	
K2	IO158NPB3	
K3	IO151PDB3	
K4	IO151NDB3	

256-	Pin FBGA*
Pin Number	A3P600 Function
K5	V _{CCI} B3
К6	V _{CC}
К7	GND
K8	GND
К9	GND
K10	GND
K11	V _{CC}
K12	V _{CCI} B1
K13	IO72NPB1
K14	IO82PDB1
K15	IO79PDB1
K16	IO77NPB1
L1	IO149PDB3
L2	IO156NPB3
L3	IO147PDB3
L4	IO147NDB3
L5	V _{CCI} B3
L6	GND
L7	V _{CC}
L8	V _{CC}
L9	V _{CC}
L10	V _{CC}
L11	GND
L12	V _{CCI} B1
L13	GDB0/IO85NPB1
L14	IO82NDB1
L15	IO79NDB1
L16	IO80PDB1
M1	IO149NDB3
M2	IO146PDB3
M3	IO146NDB3
M4	GEC0/IO144NPB3
M5	VMV3
M6	V _{CCI} B2
M7	V _{CCI} B2
M8	IO111RSB2
M9	IO110RSB2
on" section on pag	ue 2-46

256-	Pin FBGA*
Pin Number	A3P600 Function
M10	V _{CCI} B2
M11	V _{CCI} B2
M12	VMV2
M13	IO81NDB1
M14	GDB1/IO85PPB1
M15	GDC1/IO84PDB1
M16	IO80NDB1
N1	IO145PDB3
N2	IO145NDB3
N3	GEC1/IO144PPB3
N4	IO137RSB2
N5	GNDQ
N6	GEA2/IO141RSB2
N7	IO120RSB2
N8	IO113RSB2
N9	IO106RSB2
N10	IO99RSB2
N11	IO94RSB2
N12	GNDQ
N13	IO81PDB1
N14	V _{JTAG}
N15	GDC0/IO84NDB1
N16	GDA1/IO86PDB1
P1	GEB1/IO143PDB3
P2	GEB0/IO143NDB3
РЗ	IO138RSB2
P4	IO135RSB2
Р5	IO134RSB2
P6	IO128RSB2
P7	IO121RSB2
P8	IO115RSB2
Р9	IO108RSB2
P10	IO100RSB2
P11	IO95RSB2
P12	VMV1
P13	ТСК
P14	V _{PUMP}

256-	Pin FBGA*
Pin Number	A3P600 Function
P15	TRST
P16	GDA0/IO86NDB1
R1	GEA1/IO142PDB3
R2	GEA0/IO142NDB3
R3	IO136RSB2
R4	GEC2/IO139RSB2
R5	IO130RSB2
R6	IO125RSB2
R7	IO119RSB2
R8	IO114RSB2
R9	IO107RSB2
R10	IO101RSB2
R11	IO96RSB2
R12	IO90RSB2
R13	GDB2/IO88RSB2
R14	TDI
R15	GNDQ
R16	TDO
T1	GND
T2	IO133RSB2
T3	GEB2/IO140RSB2
T4	IO132RSB2
T5	IO127RSB2
T6	IO123RSB2
T7	IO117RSB2
T8	IO112RSB2
Т9	IO109RSB2
T10	IO102RSB2
T11	IO97RSB2
T12	GDC2/IO89RSB2
T13	IO91RSB2
τ14	
T14	GDA2/IO87RSB2
T14 T15	GDA2/IO8/RSB2 TMS

Note: *Refe	er to the "User	I/O Naming	Convention"	section on	page 2-46.
-------------	-----------------	------------	-------------	------------	------------

ProASIC3 Flash Family FPGAs

25	6-Pin FBGA*
in Number	A3P1000 Function
A1	GND
A2	GAA0/IO00RSB0
A3	GAA1/IO01RSB0
A4	GAB0/IO02RSB0
A5	IO16RSB0
A6	IO22RSB0
A7	IO28RSB0
A8	IO35RSB0
A9	IO45RSB0
A10	IO50RSB0
A11	IO55RSB0
A12	IO61RSB0
A13	GBB1/IO75RSB0
A14	GBA0/IO76RSB0
A15	GBA1/IO77RSB0
A16	GND
B1	GAB2/IO224PDB3
B2	GAA2/IO225PDB3
B3	GNDQ
B4	GAB1/IO03RSB0
B5	IO17RSB0
B6	IO21RSB0
B7	IO27RSB0
B8	IO34RSB0
B9	IO44RSB0
B10	IO51RSB0
B11	IO57RSB0
B12	GBC1/IO73RSB0
B13	GBB0/IO74RSB0
B14	IO71RSB0
B15	GBA2/IO78PDB1
B16	IO81PDB1
C1	IO224NDB3
C2	IO225NDB3
C3	VMV3
C4	IO11RSB0
C5	GAC0/IO04RSB0
C6	GAC1/IO05RSB0

25	6-Pin FBGA*
Pin Number	A3P1000 Function
С7	IO25RSB0
C8	IO36RSB0
С9	IO42RSB0
C10	IO49RSB0
C11	IO56RSB0
C12	GBC0/IO72RSB0
C13	IO62RSB0
C14	VMV0
C15	IO78NDB1
C16	IO81NDB1
D1	IO222NDB3
D2	IO222PDB3
D3	GAC2/IO223PDB3
D4	IO223NDB3
D5	GNDQ
D6	IO23RSB0
D7	IO29RSB0
D8	IO33RSB0
D9	IO46RSB0
D10	IO52RSB0
D11	IO60RSB0
D12	GNDQ
D13	IO80NDB1
D14	GBB2/IO79PDB1
D15	IO79NDB1
D16	IO82NSB1
E1	IO217PDB3
E2	IO218PDB3
E3	IO221NDB3
E4	IO221PDB3
E5	VMV0
E6	V _{CCI} B0
E7	V _{CCI} B0
E8	IO38RSB0
E9	IO47RSB0
E10	V _{CCI} B0
E11	V _{CCI} B0
E12	VMV1
on" section on pa	222 2 46

25	6-Pin FBGA*
Pin Number	A3P1000 Function
E13	GBC2/IO80PDB1
E14	IO83PPB1
E15	IO86PPB1
E16	IO87PDB1
F1	IO217NDB3
F2	IO218NDB3
F3	IO216PDB3
F4	IO216NDB3
F5	V _{CCI} B3
F6	GND
F7	V _{CC}
F8	V _{CC}
F9	V _{CC}
F10	V _{CC}
F11	GND
F12	V _{CCI} B1
F13	IO83NPB1
F14	IO86NPB1
F15	IO90PPB1
F16	IO87NDB1
G1	IO210PSB3
G2	IO213NDB3
G3	IO213PDB3
G4	GFC1/IO209PPB3
G5	V _{CCI} B3
G6	V _{CC}
G7	GND
G8	GND
G9	GND
G10	GND
G11	V _{CC}
G12	V _{CCI} B1
G13	GCC1/IO91PPB1
G14	IO90NPB1
G15	IO88PDB1
G16	IO88NDB1
H1	GFB0/IO208NPB3
H2	GFA0/IO207NDB3

 C6
 GAC1/IO05RSB0
 E12

 Note:
 *Refer to the "User I/O Naming Convention" section on page 2-46.

250	256-Pin FBGA* 256				
Pin Number	A3P1000 Function	Pin Number			
H3	GFB1/IO208PPB3	К9			
H4	V _{COMPLF}	K10			
H5	GFC0/IO209NPB3	K11			
H6	V _{CC}	K12			
H7	GND	K13			
H8	GND	K14			
H9	GND	K15			
H10	GND	K16			
H11	V _{CC}	L1			
H12	GCC0/IO91NPB1	L2			
H13	GCB1/IO92PPB1	L3			
H14	GCA0/IO93NPB1	L4			
H15	IO96NPB1	L5			
H16	GCB0/IO92NPB1	L6			
J1	GFA2/IO206PSB3	L7			
J2	GFA1/IO207PDB3	L8			
J3	V _{CCPLF}	L9			
J4	IO205NDB3	L10			
J5	GFB2/IO205PDB3	L11			
J6	V _{CC}	L12			
J7	GND	L13			
J8	GND	L14			
J9	GND	L15			
J10	GND	L16			
J11	V _{CC}	M1			
J12	GCB2/IO95PPB1	M2			
J13	GCA1/IO93PPB1	M3			
J14	GCC2/IO96PPB1	M4			
J15	IO100PPB1	M5			
J16	GCA2/IO94PSB1	M6			
K1	GFC2/IO204PDB3	M7			
K2	IO204NDB3	M8			
К3	IO203NDB3	M9			
К4	IO203PDB3	M10			
K5	V _{CCI} B3	M11			
K6	V _{CC}	M12			
K7	GND	M13			
K8	GND	M14			

256-Pin FBGA*		
Pin Number	A3P1000 Function	
K9	GND	
K10	GND	
K11	V _{CC}	
K12	V _{CCI} B1	
K13	IO95NPB1	
K14	IO100NPB1	
K15	IO102NDB1	
K16	IO102PDB1	
L1	IO202NDB3	
L2	IO202PDB3	
L3	IO196PPB3	
L4	IO193PPB3	
L5	V _{CCI} B3	
L6	GND	
L7	V _{CC}	
L8	V _{CC}	
L9	V _{CC}	
L10	V _{CC}	
L11	GND	
L12	V _{CCI} B1	
L13	GDB0/IO112NPB1	
L14	IO106NDB1	
L15	IO106PDB1	
L16	IO107PDB1	
M1	IO197NSB3	
M2	IO196NPB3	
M3	IO193NPB3	
M4	GEC0/IO190NPB3	
M5	VMV3	
M6	V _{CCI} B2	
M7	V _{CCI} B2	
M8	IO147RSB2	
M9	IO136RSB2	
M10	V _{CCI} B2	
M11	V _{CCI} B2	
M12	VMV2	
M13	IO110NDB1	


256-Pin FBGA*		
Pin Number A3P1000 Function		
M15	GDC1/IO111PDB1	
M16	IO107NDB1	
N1	IO194PSB3	
N2	IO192PPB3	
N3	GEC1/IO190PPB3	
N4	IO192NPB3	
N5	GNDQ	
N6	GEA2/IO187RSB2	
N7	IO161RSB2	
N8	IO155RSB2	
N9	IO141RSB2	
N10	IO129RSB2	
N11	IO124RSB2	
N12	GNDQ	
N13	IO110PDB1	
N14	V _{JTAG}	
N15	GDC0/IO111NDB1	
N16	GDA1/IO113PDB1	
P1	GEB1/IO189PDB3	
P2	GEB0/IO189NDB3	
РЗ	VMV2	
P4	IO179RSB2	
P5	IO171RSB2	
P6	IO165RSB2	
P7	IO159RSB2	
P8	IO151RSB2	
P9	IO137RSB2	
P10	IO134RSB2	
P11	IO128RSB2	
P12	VMV1	
P13	ТСК	
P14	V _{PUMP}	
P15	TRST	
P16	GDA0/IO113NDB1	
R1	GEA1/IO188PDB3	
R2	GEA0/IO188NDB3	
R3	IO184RSB2	
R4	GEC2/IO185RSB2	



256-Pin FBGA*		
Pin Number A3P1000 Function		
R5	IO168RSB2	
R6	IO163RSB2	
R7	IO157RSB2	
R8	IO149RSB2	
R9	IO143RSB2	
R10	IO138RSB2	
R11	IO131RSB2	
R12	IO125RSB2	
R13	GDB2/IO115RSB2	
R14	TDI	
R15	GNDQ	
R16	TDO	
T1	GND	
T2	IO183RSB2	
Т3	GEB2/IO186RSB2	
T4	IO172RSB2	
T5	IO170RSB2	
Т6	IO164RSB2	
T7	IO158RSB2	
Т8	IO153RSB2	
Т9	IO142RSB2	
T10	IO135RSB2	
T11	IO130RSB2	
T12	GDC2/IO116RSB2	
T13	IO120RSB2	
T14	GDA2/IO114RSB2	
T15	TMS	
T16	GND	

Note: *Refer to the "User I/O Naming Convention" section on page 2-46.

484-Pin FBGA



Note

For Package Manufacturing and Environmental information, visit Resource center at http://www.actel.com/products/rescenter/package/index.html.

ProASIC3 Flash Family FPGAs	

484-Pin FBGA*		484	
Pin Number	A3P400 Function	Pin Number	
A1	GND	AA15	
A2	GND	AA16	
A3	V _{CCI} B0	AA17	
A4	NC	AA18	
A5	NC	AA19	
A6	IO15RSB0	AA20	
A7	IO18RSB0	AA21	
A8	NC	AA22	
A9	NC	AB1	
A10	IO23RSB0	AB2	
A11	IO29RSB0	AB3	
A12	IO35RSB0	AB4	
A13	IO36RSB0	AB5	
A14	NC	AB6	
A15	NC	AB7	
A16	IO50RSB0	AB8	
A17	IO51RSB0	AB9	
A18	NC	AB10	
A19	NC	AB11	
A20	V _{CCI} B0	AB12	
A21	GND	AB13	
A22	GND	AB14	
AA1	GND	AB15	
AA2	V _{CCI} B3	AB16	
AA3	NC	AB17	
AA4	NC	AB18	
AA5	NC	AB19	
AA6	NC	AB20	
AA7	NC	AB21	
AA8	NC	AB22	
AA9	NC	B1	
AA10	NC	B2	
AA11	NC	B3	
AA12	NC	B4	
AA13	NC	B5	
AA14	NC	B6	

484-Pin FBGA*		
Pin Number A3P400 Funct		
AA15	NC	
AA16	NC	
AA17	NC	
AA18	NC	
AA19	NC	
AA20	NC	
AA21	V _{CCI} B1	
AA22	GND	
AB1	GND	
AB2	GND	
AB3	V _{CCI} B2	
AB4	NC	
AB5	NC	
AB6	IO121RSB2	
AB7	IO119RSB2	
AB8	IO114RSB2	
AB9	IO109RSB2	
AB10	NC	
AB11	NC	
AB12	IO104RSB2	
AB13	IO103RSB2	
AB14	NC	
AB15	NC	
AB16	IO91RSB2	
AB17	IO90RSB2	
AB18	NC	
AB19	NC	
AB20	V _{CCI} B2	
AB21	GND	
AB22	GND	
B1	GND	
B2	V _{CCI} B3	
B3	NC	
B4	NC	
B5	NC	
B6	NC	

484-Pin FBGA*		
Pin Number	A3P400 Function	
В7	NC	
B8 NC		
В9	NC	
B10	NC	
B11	NC	
B12	NC	
B13	NC	
B14	NC	
B15	NC	
B16	NC	
B17	NC	
B18	NC	
B19	NC	
B20	NC	
B21	V _{CCI} B1	
B22 GND		
C1 V _{CCI} B3		
C2 NC		
C3	NC	
C4	NC	
C5	GND	
C6	NC	
С7	NC	
C8	V _{CC}	
С9	V _{CC}	
C10	NC	
C11	NC	
C12	NC	
C13	NC	
C14	V _{CC}	
C15	V _{CC}	
C16	NC	
C17	NC	
C18	GND	
C19	NC	
C20	NC	

 AA14
 NC
 B6

 Note:
 *Refer to the "User I/O Naming Convention" section on page 2-46.

484-Pin FBGA*		484-Pin FBGA*	
Pin Number	A3P400 Function	Pin Number	A3P400 Function
C21	NC	E13	IO38RSB0
C22	V _{CCI} B1	E14	IO42RSB0
D1	NC	E15	GBC1/IO55RSB0
D2	NC	E16	GBB0/IO56RSB0
D3	NC	E17	IO44RSB0
D4	GND	E18	GBA2/IO60PDB1
D5	GAA0/IO00RSB0	E19	IO60NDB1
D6	GAA1/IO01RSB0	E20	GND
D7	GAB0/IO02RSB0	E21	NC
D8	IO16RSB0	E22	NC
D9	IO17RSB0	F1	NC
D10	IO22RSB0	F2	NC
D11	IO28RSB0	F3	NC
D12	IO34RSB0	F4	IO154VDB3
D13	IO37RSB0	F5	IO155VDB3
D14	IO41RSB0	F6	IO11RSB0
D15	IO43RSB0	F7	IO07RSB0
D16	GBB1/IO57RSB0	F8	GAC0/IO04RSB0
D17	GBA0/IO58RSB0	F9	GAC1/IO05RSB0
D18	GBA1/IO59RSB0	F10	IO20RSB0
D19	GND	F11	IO24RSB0
D20	NC	F12	IO33RSB0
D21	NC	F13	IO39RSB0
D22	NC	F14	IO45RSB0
E1	NC	F15	GBC0/IO54RSB0
E2	NC	F16	IO48RSB0
E3	GND	F17	VMV0
E4	GAB2/IO154UDB3	F18	IO61NPB1
E5	GAA2/IO155UDB3	F19	IO63PDB1
E6	IO12RSB0	F20	NC
E7	GAB1/IO03RSB0	F21	NC
E8	IO13RSB0	F22	NC
E9	IO14RSB0	G1	NC
E10	IO21RSB0	G2	NC
E11	IO27RSB0	G3	NC
E12	IO32RSB0	G4	IO151VDB3

484-Pin FBGA* **Pin Number** A3P400 Function IO151UDB3 G5 G6 GAC2/IO153UDB3 G7 IO06RSB0 GNDQ G8 IO10RSB0 G9 G10 IO19RSB0 G11 IO26RSB0 G12 IO30RSB0 IO40RSB0 G13 G14 IO46RSB0 G15 GNDQ IO47RSB0 G16 G17 GBB2/IO61PPB1 IO53RSB0 G18 G19 IO63NDB1 G20 NC G21 NC NC G22 H1 NC H2 NC V_{CC} H3 Η4 IO150PDB3 H5 IO08RSB0 IO153VDB3 H6 H7 IO152VDB3 Η8 VMV0 Н9 $V_{CCI}B0$ $V_{CCI}B0$ H10 H11 IO25RSB0 H12 IO31RSB0 H13 $V_{CCI}B0$ H14 V_{CCI}B0 H15 VMV1 H16 GBC2/IO62PDB1 H17 IO65RSB1 H18 IO52RSB0

ProASIC3 Flash Fa	amily FPGAs

484-Pin FBGA*		484-Pin FBGA*		
Pin Number	A3P400 Function	Pin Number	A3P400 Function	
H19	IO66PDB1	K11	GND	
H20	V _{CC}	K12	GND	
H21	NC	K13	GND	
H22	NC	K14	V _{CC}	
J1	NC	K15	V _{CCI} B1	
J2	NC	K16	GCC1/IO67PPB1	
J3	NC	K17	IO64NPB1	
J4	IO150NDB3	K18	IO73PDB1	
J5	IO149NPB3	K19	IO73NDB1	
J6	IO09RSB0	K20	NC	
J7	IO152UDB3	K21	NC	
J8	V _{CCI} B3	K22	NC	
J9	GND	L1	NC	
J10	V _{CC}	L2	NC	
J11	V _{CC}	L3	NC	
J12	V _{CC}	L4	GFB0/IO146NPB3	
J13	V _{CC}	L5	GFA0/IO145NDB3	
J14	GND	L6	GFB1/IO146PPB3	
J15	V _{CCI} B1	L7	V _{COMPLF}	
J16	IO62NDB1	L8	GFC0/IO147NPB3	
J17	IO49RSB0	L9	V _{CC}	
J18	IO64PPB1	L10	GND	
J19	IO66NDB1	L11	GND	
J20	NC	L12	GND	
J21	NC	L13	GND	
J22	NC	L14	V _{CC}	
K1	NC	L15	GCC0/IO67NPB1	
K2	NC	L16	GCB1/IO68PPB1	
К3	NC	L17	GCA0/IO69NPB1	
K4	IO148NDB3	L18	NC	
K5	IO148PDB3	L19	GCB0/IO68NPB1	
K6	IO149PPB3	L20	NC	
K7	GFC1/IO147PPB3	L21	NC	
K8	V _{CCI} B3	L22	NC	
К9	V _{CC}	M1	NC	
K10	GND	M2	NC	

484-Pin FBGA*		
Pin Number A3P400 Function		
M3	NC	
M4	GFA2/IO144PPB3	
M5	GFA1/IO145PDB3	
M6	V _{CCPLF}	
M7	IO143NDB3	
M8	GFB2/IO143PDB3	
M9	V _{CC}	
M10	GND	
M11	GND	
M12	GND	
M13	GND	
M14	V _{CC}	
M15	GCB2/IO71PPB1	
M16	GCA1/IO69PPB1	
M17	GCC2/IO72PPB1	
M18	NC	
M19	GCA2/IO70PDB1	
M20	NC	
M21	NC	
M22	NC	
N1	NC	
N2	NC	
N3	NC	
N4	GFC2/IO142PDB3	
N5	IO144NPB3	
N6	IO141PPB3	
N7	IO120RSB2	
N8	V _{CCI} B3	
N9	V _{CC}	
N10	GND	
N11	GND	
N12	GND	
N13	GND	
N14	V _{CC}	
N15	V _{CCI} B1	
N16	IO71NPB1	

484-Pin FBGA*		484-Pin FBGA*	
Pin Number	A3P400 Function	Pin Number	A3P400 Functio
N17	IO74RSB1	R9	V _{CCI} B2
N18	IO72NPB1	R10	V _{CCI} B2
N19	IO70NDB1	R11	IO108RSB2
N20	NC	R12	IO101RSB2
N21	NC	R13	V _{CCI} B2
N22	NC	R14	V _{CCI} B2
P1	NC	R15	VMV2
P2	NC	R16	IO83RSB2
РЗ	NC	R17	GDB1/IO78UPB1
P4	IO142NDB3	R18	GDC1/IO77UDB1
P5	IO141NPB3	R19	IO75NDB1
P6	IO125RSB2	R20	V _{CC}
P7	IO139RSB3	R21	NC
P8	V _{CCI} B3	R22	NC
P9	GND	T1	NC
P10	V _{CC}	T2	NC
P11	V _{CC}	Т3	NC
P12	V _{CC}	T4	IO140NDB3
P13	V _{CC}	T5	IO138PPB3
P14	GND	T6	GEC1/IO137PPB3
P15	V _{CCI} B1	Τ7	IO131RSB2
P16	GDB0/IO78VPB1	T8	GNDQ
P17	IO76VDB1	Т9	GEA2/IO134RSB2
P18	IO76UDB1	T10	IO117RSB2
P19	IO75PDB1	T11	IO111RSB2
P20	NC	T12	IO99RSB2
P21	NC	T13	IO94RSB2
P22	NC	T14	IO87RSB2
R1	NC	T15	GNDQ
R2	NC	T16	IO93RSB2
R3	V _{CC}	T17	V _{JTAG}
R4	IO140PDB3	T18	GDC0/IO77VDB1
R5	IO130RSB2	T19	GDA1/IO79UDB1
R6	IO138NPB3	T20	NC
R7	GEC0/IO137NPB3	T21	NC
R8	VMV3	T22	NC

484-Pin FBGA*		
Pin Number A3P400 Functio		
U1	NC	
U2	NC	
U3	NC	
U4	GEB1/IO136PDB3	
U5	GEB0/IO136NDB3	
U6	VMV2	
U7	IO129RSB2	
U8	IO128RSB2	
U9	IO122RSB2	
U10	IO115RSB2	
U11	IO110RSB2	
U12	IO98RSB2	
U13	IO95RSB2	
U14	IO88RSB2	
U15	IO84RSB2	
U16	ТСК	
U17	V _{PUMP}	
U18	TRST	
U19	GDA0/IO79VDB1	
U20	NC	
U21	NC	
U22	NC	
V1	NC	
V2	NC	
V3	GND	
V4	GEA1/IO135PDB3	
V5	GEA0/IO135NDB3	
V6	IO127RSB2	
V7	GEC2/IO132RSB2	
V8	IO123RSB2	
V9	IO118RSB2	
V10	IO112RSB2	
V11	IO106RSB2	
V12	IO100RSB2	
V13	IO96RSB2	
V14	IO89RSB2	

Note: *Refer to the "User I/O Naming Convention" section on page 2-46.



484-Pin FBGA*		
Pin Number	A3P400 Function	
V15	IO85RSB2	
V16	GDB2/IO81RSB2	
V17	TDI	
V18	NC	
V19	TDO	
V20	GND	
V21	NC	
V22	NC	
W1	NC	
W2	NC	
W3	NC	
W4	GND	
W5	IO126RSB2	
W6	GEB2/IO133RSB2	
W7	IO124RSB2	
W8	IO116RSB2	
W9	IO113RSB2	
W10	IO107RSB2	
W11	IO105RSB2	
W12	IO102RSB2	
W13	IO97RSB2	
W14	IO92RSB2	
W15	GDC2/IO82RSB2	
W16	IO86RSB2	
W17	GDA2/IO80RSB2	
W18	TMS	
W19	GND	
W20	NC	
W21	NC	
W22	NC	
Y1	V _{CCI} B3	
Y2	NC	
Y3	NC	
Y4	NC	
Y5	GND	
Y6	NC	

484-Pin FBGA*	
Pin Number	A3P400 Function
Y7	NC
Y8	V _{CC}
Y9	V _{CC}
Y10	NC
Y11	NC
Y12	NC
Y13	NC
Y14	V _{CC}
Y15	V _{CC}
Y16	NC
Y17	NC
Y18	GND
Y19	NC
Y20	NC
Y21	NC
Y22	V _{CCI} B1

484-Pin FBGA*		484	
Pin Number	A3P600 Function	Pin Number	
A1	GND	B15	
A2	GND	B16	
A3	V _{CCI} B0	B17	
A4	NC	B18	
A5	NC	B19	
A6	IO08RSB0	B20	
A7	IO09RSB0	B21	
A8	NC	B22	
A9	NC	C1	
A10	IO21RSB0	C2	
A11	IO23RSB0	С3	
A12	IO27RSB0	C4	
A13	IO28RSB0	C5	
A14	NC	C6	
A15	NC	С7	
A16	IO35RSB0	C8	
A17	IO45RSB0	С9	
A18	NC	C10	
A19	NC	C11	
A20	V _{CCI} B0	C12	
A21	GND	C13	
A22	GND	C14	
B1	GND	C15	
B2	V _{CCI} B3	C16	
B3	NC	C17	
B4	NC	C18	
B5	NC	C19	
B6	IO07RSB0	C20	
B7	IO11RSB0	C21	
B8	NC	C22	
B9	NC	D1	
B10	IO20RSB0	D2	
B11	NC	D3	
B12	NC	D4	
B13	IO34RSB0	D5	
B14	NC	D6	

4-Pin FBGA* A3P600 Function r NC IO44RSB0 IO48RSB0 NC NC NC V_{CCI}B1 GND V_{CCI}B3 NC NC NC GND NC NC V_{CC} V_{CC} NC NC NC NC V_{CC} $\mathsf{V}_{\mathsf{C}\mathsf{C}}$ NC NC GND NC NC NC V_{CCI}B1 NC NC NC GND GAA0/IO00RSB0 GAA1/IO01RSB0

484-Pin FBGA*		
Pin Number	A3P600 Function	
D7	GAB0/IO02RSB0	
D8	IO12RSB0	
D9	IO14RSB0	
D10	IO19RSB0	
D11	IO26RSB0	
D12	IO31RSB0	
D13	IO37RSB0	
D14	IO41RSB0	
D15	IO47RSB0	
D16	GBB1/IO57RSB0	
D17	GBA0/IO58RSB0	
D18	GBA1/IO59RSB0	
D19	GND	
D20	NC	
D21	NC	
D22	NC	
E1	NC	
E2	NC	
E3	GND	
E4	GAB2/IO169PDB3	
E5	GAA2/IO170PDB3	
E6	GNDQ	
E7	GAB1/IO03RSB0	
E8	IO10RSB0	
E9	IO15RSB0	
E10	IO18RSB0	
E11	IO24RSB0	
E12	IO32RSB0	
E13	IO40RSB0	
E14	IO43RSB0	
E15	GBC1/IO55RSB0	
E16	GBB0/IO56RSB0	
E17	IO49RSB0	
E18	GBA2/IO60PDB1	
E19	IO60NDB1	
E20	GND	

ProASIC3 Flash Family FPGAs

484-P	484-Pin FBGA*	
Pin Number	A3P600 Function	
E21	NC	
E22	NC	
F1	NC	
F2	NC	
F3	NC	
F4	IO169NDB3	
F5	IO170NDB3	
F6	VMV3	
F7	IO06RSB0	
F8	GAC0/IO04RSB0	
F9	GAC1/IO05RSB0	
F10	IO17RSB0	
F11	IO25RSB0	
F12	IO33RSB0	
F13	IO38RSB0	
F14	IO42RSB0	
F15	GBC0/IO54RSB0	
F16	IO52RSB0	
F17	IO51RSB0	
F18	IO50RSB0	
F19	IO61NPB1	
F20	NC	
F21	NC	
F22	NC	
G1	IO163NDB3	
G2	IO163PDB3	
G3	NC	
G4	IO166NDB3	
G5	IO166PDB3	
G6	GAC2/IO168PDB3	
G7	IO168NDB3	
G8	GNDQ	
G9	IO13RSB0	
G10	IO16RSB0	
G11	IO22RSB0	
G12	IO36RSB0	

Pin Number A3P600 Function G13 IO39RSB0 G14 IO46RSB0 G15 GNDQ G16 IO53RSB0 G17 GBB2/IO61PPB1 G18 IO63PPB1 G19 IO65PDB1 G20 NC G21 NC G22 NC H1 NC H2 NC H3 V _{CC} H4 IO165NDB3 H5 IO167NDB3 H7 IO167NDB3 H8 VMV0 H9 V _{CCI} B0 H11 IO29RSB0 H12 IO30RSB0 H13 V _{CCI} B0 H14 V _{CCI} B0 H15 VMV1 H16 GBC2/IO62PDB1 H17 IO63NPB1 H18 IO64PPB1 H19 IO65NDB1 H19 IO65NDB1 H19 IO65NDB1 H19 IO65NDB1 H20	484-Pin FBGA*		
G14 IO46RSB0 G15 GNDQ G16 IO53RSB0 G17 GBB2/IO61PPB1 G18 IO63PPB1 G19 IO65PDB1 G20 NC G21 NC G22 NC H1 NC H2 NC H3 V _{CC} H4 IO165NDB3 H5 IO167PDB3 H7 IO167NDB3 H8 VMV0 H9 V _{CCI} B0 H11 IO29RSB0 H12 IO30RSB0 H13 V _{CCI} B0 H14 V _{CCI} B0 H15 VMV1 H6 GBC2/IO62PDB1 H16 GBC2/IO62PDB1 H17 IO63NPB1 H18 IO64PPB1 H19 IO65NDB1 H19 IO65NDB1 H19 IO65NDB1 H19 IO65NDB1 H19 IO65NDB1 H19	Pin Number	A3P600 Function	
G15 GNDQ G16 IO53RSB0 G17 GBB2/IO61PPB1 G18 IO63PPB1 G19 IO65PDB1 G20 NC G21 NC G22 NC H1 NC H2 NC H3 V _{CC} H4 IO165NDB3 H5 IO165PDB3 H6 IO167PDB3 H7 IO167NDB3 H8 VMV0 H9 V _{CCI} B0 H11 IO29RSB0 H12 IO30RSB0 H13 V _{CCI} B0 H14 V _{CCI} B0 H15 VMV1 H16 GBC2/IO62PDB1 H17 IO63NPB1 H18 IO64PPB1 H19 IO65NDB1 H19 IO65NDB1 H19 IO65NDB1 H19 IO65NDB1 H19 IO65NDB1 H19 IO65NDB1 H20	G13	IO39RSB0	
G16 IO53RSB0 G17 GBB2/IO61PPB1 G18 IO63PPB1 G19 IO65PDB1 G20 NC G21 NC G22 NC H1 NC H2 NC H3 V _{CC} H4 IO165PDB3 H5 IO165PDB3 H6 IO167PDB3 H7 IO167NDB3 H8 VMV0 H9 V _{CCI} B0 H11 IO29RSB0 H11 IO29RSB0 H12 IO30RSB0 H13 V _{CCI} B0 H14 V _{CCI} B0 H15 VMV1 H16 GBC2/IO62PDB1 H17 IO63NPB1 H18 IO64PPB1 H19 IO65NDB1 H19 IO65NDB1 H19 IO65NDB1 H19 IO65NDB1 H12 NC H21 NC H22 NC </td <td>G14</td> <td>IO46RSB0</td>	G14	IO46RSB0	
G17 GBB2/IO61PPB1 G18 IO63PPB1 G19 IO65PDB1 G20 NC G21 NC G22 NC H1 NC H2 NC H4 IO165NDB3 H5 IO165PDB3 H6 IO167NDB3 H7 IO167NDB3 H8 VMV0 H9 V _{CCI} B0 H11 IO29RSB0 H12 IO30RSB0 H13 V _{CCI} B0 H14 V _{CCI} B0 H15 VMV1 H6 GBC2/IO62PDB1 H13 V _{CCI} B0 H14 V _{CCI} B0 H15 VMV1 H16 GBC2/IO62PDB1 H17 IO63NPB1 H18 IO64PPB1 H19 IO65NDB1 H12 NC H21 NC H22 NC J1 IO153PDB3 J2 IO154ND	G15	GNDQ	
G18 IOG3PPB1 G19 IOG5PDB1 G20 NC G21 NC G22 NC H1 NC H2 NC H3 V _{CC} H4 IO165NDB3 H5 IO165PDB3 H6 IO167PDB3 H7 IO167NDB3 H8 VMV0 H9 V _{CCI} B0 H11 IO29RSB0 H12 IO30RSB0 H13 V _{CCI} B0 H14 V _{CCI} B0 H15 VMV1 H16 GBC2/IO62PDB1 H17 IO63NPB1 H18 IO64PPB1 H19 IO65NDB1 H19 IO65NDB1 H19 IO65NDB1 H20 V _{CC} H21 NC J1 IO153PDB3 J2 IO154NDB3	G16	IO53RSB0	
G19 IO65PDB1 G20 NC G21 NC G22 NC H1 NC H2 NC H3 V _{CC} H4 IO165NDB3 H5 IO165PDB3 H6 IO167PDB3 H7 IO167NDB3 H8 VMV0 H9 V _{CCI} B0 H11 IO29RSB0 H12 IO30RSB0 H13 V _{CCI} B0 H14 V _{CCI} B0 H15 VMV1 H16 GBC2/IO62PDB1 H17 IO63NPB1 H18 IO64PPB1 H19 IO65NDB1 H19 IO65NDB1 H19 IO65NDB1 H19 IO65NDB1 H19 IO153PDB3 J2 IO154NDB3	G17	GBB2/IO61PPB1	
G20 NC G21 NC G22 NC H1 NC H2 NC H3 V _{CC} H4 IO165NDB3 H5 IO165PDB3 H6 IO167NDB3 H7 IO167NDB3 H8 VMV0 H9 V _{CCI} B0 H11 IO29RSB0 H12 IO30RSB0 H13 V _{CCI} B0 H14 V _{CCI} B0 H15 VMV1 H16 GBC2/IO62PDB1 H17 IO63NPB1 H18 IO64PPB1 H19 IO65NDB1 H19 IO65NDB1 H19 IO65NDB1 H19 IO65NDB1 H19 IO65NDB1 H19 IO65NDB1 H19 IO153PDB3 J2 IO154NDB3	G18	IO63PPB1	
G21 NC G22 NC H1 NC H2 NC H3 V _{CC} H4 IO165NDB3 H5 IO165PDB3 H6 IO167NDB3 H7 IO167NDB3 H8 VMV0 H9 V _{CCI} B0 H11 IO29RSB0 H12 IO30RSB0 H13 V _{CCI} B0 H14 V _{CCI} B0 H15 VMV1 H16 GBC2/IO62PDB1 H17 IO63NPB1 H18 IO64PPB1 H19 IO65NDB1 H19 IO65NDB1 H19 IO65NDB1 H19 IO65NDB1 H19 IO153PDB3 J2 IO154NDB3	G19	IO65PDB1	
G22 NC H1 NC H2 NC H3 V _{CC} H4 IO165NDB3 H5 IO165PDB3 H6 IO167NDB3 H7 IO167NDB3 H8 VMV0 H9 V _{CCI} B0 H11 IO29RSB0 H12 IO30RSB0 H13 V _{CCI} B0 H14 V _{CCI} B0 H15 VMV1 H16 GBC2/IO62PDB1 H17 IO63NPB1 H18 IO64PPB1 H19 IO65NDB1 H12 NC H13 V _{CC} H14 V _{CCI} B0	G20	NC	
H1 NC H2 NC H3 V _{CC} H4 IO165NDB3 H5 IO165PDB3 H6 IO167PDB3 H7 IO167NDB3 H8 VMV0 H9 V _{CCI} B0 H11 IO29RSB0 H12 IO30RSB0 H13 V _{CCI} B0 H14 V _{CCI} B0 H15 VMV1 H16 GBC2/IO62PDB1 H17 IO63NPB1 H18 IO64PPB1 H19 IO65NDB1 H12 NC H13 V _{CC} H14 V _{CCI} B0	G21	NC	
H2 NC H3 V _{CC} H4 IO165NDB3 H5 IO165PDB3 H6 IO167PDB3 H7 IO167NDB3 H8 VMV0 H9 V _{CCI} B0 H11 IO29RSB0 H12 IO30RSB0 H13 V _{CCI} B0 H14 V _{CCI} B0 H15 VMV1 H16 GBC2/IO62PDB1 H17 IO63NPB1 H18 IO64PPB1 H19 IO65NDB1 H12 NC H21 NC H22 NC J1 IO153PDB3 J2 IO154NDB3	G22	NC	
H3 V _{CC} H4 IO165NDB3 H5 IO165PDB3 H6 IO167PDB3 H7 IO167NDB3 H8 VMV0 H9 V _{CCI} B0 H10 V _{CCI} B0 H11 IO29RSB0 H12 IO30RSB0 H13 V _{CCI} B0 H14 V _{CCI} B0 H15 VMV1 H16 GBC2/IO62PDB1 H17 IO63NPB1 H18 IO64PPB1 H19 IO65NDB1 H20 V _{CC} H21 NC J1 IO153PDB3 J2 IO154NDB3	H1	NC	
H4 IO165NDB3 H5 IO165PDB3 H6 IO167PDB3 H7 IO167NDB3 H8 VMV0 H9 V _{CCI} B0 H10 V _{CCI} B0 H11 IO29RSB0 H12 IO30RSB0 H13 V _{CCI} B0 H14 V _{CCI} B0 H15 VMV1 H16 GBC2/IO62PDB1 H17 IO63NPB1 H18 IO64PPB1 H19 IO65NDB1 H12 NC H20 V _{CC} H21 NC H22 NC J1 IO153PDB3 J2 IO154NDB3	H2	NC	
H5 IO165PDB3 H6 IO167PDB3 H7 IO167NDB3 H8 VMV0 H9 V _{CCI} B0 H10 V _{CCI} B0 H11 IO29RSB0 H12 IO30RSB0 H13 V _{CCI} B0 H14 V _{CCI} B0 H15 VMV1 H16 GBC2/IO62PDB1 H17 IO63NPB1 H18 IO64PPB1 H19 IO65NDB1 H20 V _{CC} H21 NC H22 NC J1 IO153PDB3 J2 IO154NDB3	H3	V _{CC}	
H6 IO167PDB3 H7 IO167NDB3 H8 VMV0 H9 V _{CCI} B0 H10 V _{CCI} B0 H11 IO29RSB0 H12 IO30RSB0 H13 V _{CCI} B0 H14 V _{CCI} B0 H15 VMV1 H16 GBC2/IO62PDB1 H17 IO63NPB1 H18 IO64PPB1 H19 IO65NDB1 H20 V _{CC} H21 NC H22 NC J1 IO153PDB3 J2 IO154NDB3	H4	IO165NDB3	
H7 IO167NDB3 H8 VMV0 H9 V _{CCI} B0 H10 V _{CCI} B0 H11 IO29RSB0 H12 IO30RSB0 H13 V _{CCI} B0 H14 V _{CCI} B0 H15 VMV1 H16 GBC2/IO62PDB1 H17 IO63NPB1 H18 IO64PPB1 H19 IO65NDB1 H20 V _{CC} H21 NC H22 NC J1 IO153PDB3 J2 IO154NDB3	H5	IO165PDB3	
H8 VMV0 H9 V _{CCI} B0 H10 V _{CCI} B0 H11 IO29RSB0 H12 IO30RSB0 H13 V _{CCI} B0 H14 V _{CCI} B0 H15 VMV1 H16 GBC2/IO62PDB1 H17 IO63NPB1 H18 IO64PPB1 H19 IO65NDB1 H20 V _{CC} H21 NC H22 NC J1 IO153PDB3 J2 IO154NDB3	H6	IO167PDB3	
H9 V _{CCI} B0 H10 V _{CCI} B0 H11 IO29RSB0 H12 IO30RSB0 H13 V _{CCI} B0 H14 V _{CCI} B0 H15 VMV1 H16 GBC2/IO62PDB1 H17 IO63NPB1 H18 IO64PPB1 H19 IO65NDB1 H20 V _{CC} H21 NC H22 NC J1 IO153PDB3 J2 IO154NDB3	H7	IO167NDB3	
H10 V _{CCI} B0 H11 IO29RSB0 H12 IO30RSB0 H13 V _{CCI} B0 H14 V _{CCI} B0 H15 VMV1 H16 GBC2/IO62PDB1 H17 IO63NPB1 H18 IO64PPB1 H19 IO65NDB1 H20 V _{CC} H21 NC H22 NC J1 IO153PDB3 J2 IO154NDB3	H8	VMV0	
H11 IO29RSB0 H12 IO30RSB0 H13 V _{CCI} B0 H14 V _{CCI} B0 H15 VMV1 H16 GBC2/IO62PDB1 H17 IO63NPB1 H18 IO65NDB1 H20 V _{CC} H21 NC H22 NC J1 IO153PDB3 J2 IO154NDB3	Н9	V _{CCI} B0	
H12 IO30RSB0 H13 V _{CCI} B0 H14 V _{CCI} B0 H15 VMV1 H16 GBC2/IO62PDB1 H17 IO63NPB1 H18 IO64PPB1 H20 V _{CC} H21 NC H22 NC J1 IO153PDB3 J2 IO154NDB3	H10	V _{CCI} B0	
H13 V _{CCI} B0 H14 V _{CCI} B0 H15 VMV1 H16 GBC2/IO62PDB1 H17 IO63NPB1 H18 IO64PPB1 H19 IO65NDB1 H20 V _{CC} H21 NC H22 NC J1 IO153PDB3 J2 IO154NDB3	H11	IO29RSB0	
H14 V _{CCI} B0 H15 VMV1 H16 GBC2/IO62PDB1 H17 IO63NPB1 H18 IO64PPB1 H19 IO65NDB1 H20 V _{CC} H21 NC H22 NC J1 IO153PDB3 J2 IO154NDB3	H12	IO30RSB0	
H15 VMV1 H16 GBC2/IO62PDB1 H17 IO63NPB1 H18 IO64PPB1 H19 IO65NDB1 H20 V _{CC} H21 NC H22 NC J1 IO153PDB3 J2 IO154NDB3	H13	V _{CCI} B0	
H16 GBC2/IO62PDB1 H17 IO63NPB1 H18 IO64PPB1 H19 IO65NDB1 H20 V _{CC} H21 NC H22 NC J1 IO153PDB3 J2 IO154NDB3	H14	V _{CCI} B0	
H17 IO63NPB1 H18 IO64PPB1 H19 IO65NDB1 H20 V _{CC} H21 NC H22 NC J1 IO153PDB3 J2 IO154NDB3	H15	VMV1	
H18 IO64PPB1 H19 IO65NDB1 H20 V _{CC} H21 NC H22 NC J1 IO153PDB3 J2 IO154NDB3	H16	GBC2/IO62PDB1	
H19 IO65NDB1 H20 V _{CC} H21 NC H22 NC J1 IO153PDB3 J2 IO154NDB3	H17	IO63NPB1	
H20 V _{CC} H21 NC H22 NC J1 IO153PDB3 J2 IO154NDB3	H18	IO64PPB1	
H21 NC H22 NC J1 IO153PDB3 J2 IO154NDB3	H19	IO65NDB1	
H22 NC J1 IO153PDB3 J2 IO154NDB3	H20	V _{CC}	
J1 IO153PDB3 J2 IO154NDB3	H21	NC	
J2 IO154NDB3	H22	NC	
	J1	IO153PDB3	
J3 NC	J2	IO154NDB3	
	J3	NC	
J4 IO154PDB3	J4	IO154PDB3	

484-Pin FBGA*		
Pin Number	A3P600 Function	
J5	IO162PPB3	
J6	IO164PDB3	
J7	IO164NDB3	
J8	V _{CCI} B3	
J9	GND	
J10	V _{CC}	
J11	V _{CC}	
J12	V _{CC}	
J13	V _{CC}	
J14	GND	
J15	V _{CCI} B1	
J16	IO62NDB1	
J17	IO64NPB1	
J18	IO66PPB1	
J19	IO67PPB1	
J20	NC	
J21	IO74PDB1	
J22	IO74NDB1	
K1	IO153NDB3	
K2	NC	
К3	NC	
K4	IO155NDB3	
K5	IO155PDB3	
K6	IO162NPB3	
K7	GFC1/IO161PPB3	
K8	V _{CCI} B3	
К9	V _{CC}	
К10	GND	
K11	GND	
K12	GND	
K13	GND	
K14	V _{CC}	
K15	V _{CCI} B1	
K16	GCC1/IO68PPB1	
K17	IO66NPB1	
K18	IO67NPB1	

484-P	in FBGA*
Pin Number	A3P600 Function
K19	IO71NPB1
K20	NC
K21	NC
K22	IO75PDB1
L1	NC
L2	IO152PDB3
L3	NC
L4	GFB0/IO160NPB3
L5	GFA0/IO159NDB3
L6	GFB1/IO160PPB3
L7	V _{COMPLF}
L8	GFC0/IO161NPB3
L9	V _{CC}
L10	GND
L11	GND
L12	GND
L13	GND
L14	V _{CC}
L15	GCC0/IO68NPB1
L16	GCB1/IO69PPB1
L17	GCA0/IO70NPB1
L18	IO73NPB1
L19	GCB0/IO69NPB1
L20	NC
L21	NC
L22	IO75NDB1
M1	NC
M2	IO152NDB3
M3	NC
M4	GFA2/IO158PPB3
M5	GFA1/IO159PDB3
M6	V _{CCPLF}
M7	IO157NDB3
M8	GFB2/IO157PDB3
M9	V _{CC}
M10	GND

484-Pin FBGA*		
Pin Number	A3P600 Function	
M11	GND	
M12	GND	
M13	GND	
M14	V _{CC}	
M15	GCB2/IO72PPB1	
M16	GCA1/IO70PPB1	
M17	GCC2/IO73PPB1	
M18	IO77PPB1	
M19	GCA2/IO71PPB1	
M20	NC	
M21	IO76PDB1	
M22	NC	
N1	IO150PPB3	
N2	NC	
N3	NC	
N4	GFC2/IO156PPB3	
N5	IO158NPB3	
N6	IO151PDB3	
N7	IO151NDB3	
N8	V _{CCI} B3	
N9	V _{CC}	
N10	GND	
N11	GND	
N12	GND	
N13	GND	
N14	V _{CC}	
N15	V _{CCI} B1	
N16	IO72NPB1	
N17	IO82PDB1	
N18	IO79PDB1	
N19	IO77NPB1	
N20	NC	
N21	IO76NDB1	
N22	NC	
P1	NC	
P2	IO150NPB3	

484-Pin FBGA*		
Pin Number	A3P600 Function	
РЗ	NC	
P4	IO149PDB3	
P5	IO156NPB3	
P6	IO147PDB3	
P7	IO147NDB3	
P8	V _{CCI} B3	
P9	GND	
P10	V _{CC}	
P11	V _{CC}	
P12	V _{CC}	
P13	V _{CC}	
P14	GND	
P15	V _{CCI} B1	
P16	GDB0/IO85NPB1	
P17	IO82NDB1	
P18	IO79NDB1	
P19	IO80PDB1	
P20	NC	
P21	NC	
P22	IO78PDB1	
R1	NC	
R2	IO148PDB3	
R3	V _{CC}	
R4	IO149NDB3	
R5	IO146PDB3	
R6	IO146NDB3	
R7	GEC0/IO144NPB3	
R8	VMV3	
R9	V _{CCI} B2	
R10	V _{CCI} B2	
R11	IO111RSB2	
R12	IO110RSB2	
R13	V _{CCI} B2	
R14	V _{CCI} B2	
R15	VMV2	
R16	IO81NDB1	

ProASIC3 Flash Fan	nily FPGAs

484-Pin FBGA*			
Pin Number	A3P600 Function		
R17	GDB1/IO85PPB1		
R18	GDC1/IO84PDB1		
R19	IO80NDB1		
R20	V _{CC}		
R21	IO83PDB1		
R22	IO78NDB1		
T1	NC		
T2	IO148NDB3		
T3	NC		
T4	IO145PDB3		
T5	IO145NDB3		
T6	GEC1/IO144PPB3		
T7	IO137RSB2		
T8	GNDQ		
T9	GEA2/IO141RSB2		
T10	IO120RSB2		
T11	IO113RSB2		
T12	IO106RSB2		
T13	IO99RSB2		
T14	IO94RSB2		
T15	GNDQ		
T16	IO81PDB1		
T17	V _{JTAG}		
T18	GDC0/IO84NDB1		
T19	GDA1/IO86PDB1		
T20	NC		
T21	IO83NDB1		
T22	NC		
U1	NC		
U2	NC		
U3	NC		
U4	GEB1/IO143PDB3		
U5	GEB0/IO143NDB3		
U6	IO138RSB2		
U7	IO135RSB2		
U8	IO134RSB2		

484-Pin FBGA*		
Pin Number	A3P600 Function	
U9	IO128RSB2	
U10	IO121RSB2	
U11	IO115RSB2	
U12	IO108RSB2	
U13	IO100RSB2	
U14	IO95RSB2	
U15	VMV1	
U16	ТСК	
U17	V _{PUMP}	
U18	TRST	
U19	GDA0/IO86NDB1	
U20	NC	
U21	NC	
U22	NC	
V1	NC	
V2	NC	
V3	GND	
V4	GEA1/IO142PDB3	
V5	GEA0/IO142NDB3	
V6	IO136RSB2	
V7	GEC2/IO139RSB2	
V8	IO130RSB2	
V9	IO125RSB2	
V10	IO119RSB2	
V11	IO114RSB2	
V12	IO107RSB2	
V13	IO101RSB2	
V14	IO96RSB2	
V15	IO90RSB2	
V16	GDB2/IO88RSB2	
V17	TDI	
V18	GNDQ	
V19	TDO	
V20	GND	
V21	NC	
V22	NC	
V22 on" section on page .		

484-Pin FBGA*		
Pin Number A3P600 Function		
W1	NC	
W2	NC	
W3	NC	
W4	GND	
W5	IO133RSB2	
W6	GEB2/IO140RSB2	
W7	IO132RSB2	
W8	IO127RSB2	
W9	IO123RSB2	
W10	IO117RSB2	
W11	IO112RSB2	
W12	IO109RSB2	
W13	IO102RSB2	
W14	IO97RSB2	
W15	GDC2/IO89RSB2	
W16	IO91RSB2	
W17	GDA2/IO87RSB2	
W18	TMS	
W19	GND	
W20	NC	
W21	NC	
W22	NC	
Y1	V _{CCI} B3	
Y2	NC	
Y3	NC	
Y4	NC	
Y5	GND	
Y6	NC	
Y7	NC	
Y8	V _{CC}	
Y9	V _{CC}	
Y10	NC	
Y11	NC	
Y12	NC	
Y13	NC	
Y14	V _{CC}	

484-Pin FBGA*		
Pin Number A3P600 Functio		
Y15	V _{CC}	
Y16	NC	
Y17	NC	
Y18	GND	
Y19	NC	
Y20	NC	
Y21	NC	
Y22	V _{CCI} B1	
AA1	GND	
AA2	V _{CCI} B3	
AA3	NC	
AA4	NC	
AA5	NC	
AA6	IO131RSB2	
AA7	IO126RSB2	
AA8	NC	
AA9	NC	
AA10	IO116RSB2	
AA11	NC	
AA12	NC	
AA13	IO103RSB2	
AA14	NC	
AA15	NC	
AA16	IO93RSB2	
AA17	NC	
AA18	NC	
AA19	NC	
AA20	NC	
AA21	V _{CCI} B1	
AA22	GND	
AB1	GND	
AB2	GND	
AB3	V _{CCI} B2	
AB4	NC	
AB5	NC	
AB6	IO129RSB2	

484-Pin FBGA*		
Pin Number A3P600 Function		
AB7	IO124RSB2	
AB8	IO122RSB2	
AB9	IO118RSB2	
AB10	NC	
AB11	NC	
AB12	IO105RSB2	
AB13	IO104RSB2	
AB14	NC	
AB15	NC	
AB16	IO98RSB2	
AB17	IO92RSB2	
AB18	NC	
AB19	NC	
AB20	V _{CCI} B2	
AB21	GND	
AB22	GND	

ProASIC3 Flash Family FPGAs		

484-Pin FBGA*		484
Pin Number	A3P1000 Function	Pin Number
A1	GND	AA15
A2	GND	AA16
A3	V _{CCI} B0	AA17
A4	IO07RSB0	AA18
A5	IO09RSB0	AA19
A6	IO13RSB0	AA20
A7	IO18RSB0	AA21
A8	IO20RSB0	AA22
A9	IO26RSB0	AB1
A10	IO32RSB0	AB2
A11	IO40RSB0	AB3
A12	IO41RSB0	AB4
A13	IO53RSB0	AB5
A14	IO59RSB0	AB6
A15	IO64RSB0	AB7
A16	IO65RSB0	AB8
A17	IO67RSB0	AB9
A18	IO69RSB0	AB10
A19	NC	AB11
A20	V _{CCI} B0	AB12
A21	GND	AB13
A22	GND	AB14
AA1	GND	AB15
AA2	V _{CCI} B3	AB16
AA3	NC	AB17
AA4	IO181RSB2	AB18
AA5	IO178RSB2	AB19
AA6	IO175RSB2	AB20
AA7	IO169RSB2	AB21
AA8	IO166RSB2	AB22
AA9	IO160RSB2	B1
AA10	IO152RSB2	B2
AA11	IO146RSB2	B3
AA12	IO139RSB2	B4
AA13	IO133RSB2	B5
AA14	NC	B6
		R

484-Pin FBGA*		
Pin Number	A3P1000 Function	
AA15	NC	
AA16	IO122RSB2	
AA17	IO119RSB2	
AA18	IO117RSB2	
AA19	NC	
AA20	NC	
AA21	V _{CCI} B1	
AA22	GND	
AB1	GND	
AB2	GND	
AB3	V _{CCI} B2	
AB4	IO180RSB2	
AB5	IO176RSB2	
AB6	IO173RSB2	
AB7	IO167RSB2	
AB8	IO162RSB2	
AB9	IO156RSB2	
AB10	IO150RSB2	
AB11	IO145RSB2	
AB12	IO144RSB2	
AB13	IO132RSB2	
AB14	IO127RSB2	
AB15	IO126RSB2	
AB16	IO123RSB2	
AB17	IO121RSB2	
AB18	IO118RSB2	
AB19	NC	
AB20	V _{CCI} B2	
AB21	GND	
AB22	GND	
B1	GND	
B2	V _{CCI} B3	
B3	NC	
B4	IO06RSB0	
B5	IO08RSB0	
B6	IO12RSB0	
" section on page	e 2-46.	

484-Pin FBGA*		
Pin Number	A3P1000 Function	
Β7	IO15RSB0	
B8	IO19RSB0	
B9	IO24RSB0	
B10	IO31RSB0	
B11	IO39RSB0	
B12	IO48RSB0	
B13	IO54RSB0	
B14	IO58RSB0	
B15	IO63RSB0	
B16	IO66RSB0	
B17	IO68RSB0	
B18	IO70RSB0	
B19	NC	
B20	NC	
B21	V _{CCI} B1	
B22	GND	
C1	V _{CCI} B3	
C2	IO220PDB3	
С3	NC	
C4	NC	
C5	GND	
C6	IO10RSB0	
С7	IO14RSB0	
C8	V _{CC}	
С9	V _{CC}	
C10	IO30RSB0	
C11	IO37RSB0	
C12	IO43RSB0	
C13	NC	
C14	V _{CC}	
C15	V _{CC}	
C16	NC	
C17	NC	
C18	GND	
C19	NC	
C20	NC	

 AA14
 NC
 B6

 Note:
 *Refer to the "User I/O Naming Convention" section on page 2-46.

C21 NC E13 IC C22 V _{CC} B1 E14 IC D1 IO219PDB3 E15 GBC D2 IO220NDB3 E16 GBB D3 NC E17 IC D4 GND E18 GBA D5 GAA0/IO00R5B0 E19 IC D6 GAA1/IO01R5B0 E20 IC D7 GAB0/IO02R5B0 E21 IC D8 IO16R5B0 E22 IC D10 IO28R5B0 F2 IC D11 IO35R5B0 F3 IO D11 IO35R5B0 F4 IO D13 IO50R5B0 F5 IO D14 IO55R5B0 F6 IC D15 IO61R5B0 F7 IC D16 GBA1/IO77R5B0 F10 IC D17 GBA0/IO76R5B0 F9 GAC D18 GBA1/IO77R5B0 F11 IC	484-Pin FBGA*		484-	484-Pin FBG		
C22 V _{CC} I81 E14 IC D1 IO219PDB3 E15 GBC D2 IO220NDB3 E16 GBB D3 NC E17 IC D4 GND E19 IC D4 GAA0/IO00RSB0 E19 IC D5 GAA0/IO01RSB0 E20 IC D6 GAA1/IO01RSB0 E22 IC D7 GAB0/IO02RSB0 E21 IC D8 IO16RSB0 E22 IC D10 IO28RSB0 F3 IO0 D11 IO35RSB0 F3 IO0 D12 IO45RSB0 F4 IO0 D13 IO50RSB0 F5 IO0 D14 IO55RSB0 F8 GAC D15 IO61RSB0 F10 IC D16 GBB1/IO75RSB0 F8 GAC D17 GBA0/IO76RSB0 F10 IC D20 NC F13 IC	Pin Number	A3P1000 Function	Pin Number	A3P10		
D1 IO219PDB3 E15 GBC D2 IO220NDB3 E16 GBB D3 NC E17 IC D4 GND E18 GBA D5 GAA0/IO00RSB0 E19 IC D6 GAA1/IO01RSB0 E20 IC D7 GAB0/IO02RSB0 E21 IC D8 IO16RSB0 E22 IC D10 IO22RSB0 F1 IC D10 IO28RSB0 F2 IC D11 IO35RSB0 F3 IO D12 IO45RSB0 F5 IO D13 IO50RSB0 F5 IO D14 IO55RSB0 F8 GAC D15 IO61RSB0 F10 IC D16 GB81/IO75RSB0 F10 IC D17 GBA0/IO76RSB0 F10 IC D18 GBA1/IO77RSB0 F11 IC D20 NC F13 IC <t< td=""><td>C21</td><td>NC</td><td>E13</td><td>IC</td></t<>	C21	NC	E13	IC		
D2 IO220NDB3 E16 GBB D3 NC E17 IC D4 GND E18 GBA D5 GAA0/IO00RSB0 E19 IC D6 GAA1/IO1RSB0 E20 IC D7 GAB0/IO02RSB0 E21 IC D8 IO16RSB0 E22 IC D9 IO22RSB0 F1 IC D10 IO28RSB0 F2 IC D11 IO35RSB0 F3 IO D12 IO45RSB0 F5 IO D13 IO50RSB0 F5 IO D14 IO55RSB0 F6 IC D15 IO61RSB0 F9 GAC D16 GBB1/IO75RSB0 F8 GAC D17 GBA0/IO76RSB0 F9 GAC D18 GBA1/IO77RSB0 F11 IC D20 NC F12 IC D18 GAD10 F13 IC	C22	V _{CCI} B1	E14	IC		
D3 NC E17 IC D4 GND E18 GBA D5 GAA0/IO00RSB0 E19 IC D6 GAA1/IO11RSB0 E20 IC D7 GAB0/IO02RSB0 E21 IC D8 IO16RSB0 E22 IC D9 IO22RSB0 F1 IC D10 IO28RSB0 F2 IC D11 IO35RSB0 F3 IO D12 IO45RSB0 F5 IO D13 IO50RSB0 F5 IO D14 IO55RSB0 F8 GAC D15 IO61RSB0 F7 IC D16 GBB1/IO77RSB0 F8 GAC D17 GBA0/IO76RSB0 F9 GAC D18 GBA1/IO77RSB0 F11 IC D20 NC F13 IC D21 NC F13 IC D22 NC F14 IC E	D1	IO219PDB3	E15	GBC		
D4 GND E18 GBA D5 GAA0/IO00RSB0 E19 IC D6 GAA1/IO01RSB0 E20 IC D7 GAB0/IO02RSB0 E21 IC D8 IO16RSB0 E22 IC D9 IO22RSB0 F1 IC D10 IO28RSB0 F2 IC D11 IO35RSB0 F3 IO D12 IO45RSB0 F4 IO D13 IO50RSB0 F5 IO D14 IO55RSB0 F8 GAC D15 IO61RSB0 F7 IC D16 GBB1/IO75RSB0 F8 GAC D17 GBA0/IO76RSB0 F9 GAC D18 GBA1/IO77RSB0 F10 IC D20 NC F13 IC D21 NC F14 IC D22 NC F14 IC E4 GAB2/IO224PDB3 F15 GBC	D2	IO220NDB3	E16	GBB		
D5 GAA0/IO00RSB0 E19 IC D6 GAA1/IO01RSB0 E20 IC D7 GAB0/IO02RSB0 E21 IC D8 IO16RSB0 E22 IC D9 IO22RSB0 F1 IC D10 IO28RSB0 F2 IC D11 IO35RSB0 F3 IC D12 IO45RSB0 F4 IC D13 IO50RSB0 F5 IC D14 IO55RSB0 F6 IC D15 IO61RSB0 F7 IC D16 GBB1/IO75RSB0 F8 GAC D17 GBA0/IO76RSB0 F9 GAC D18 GBA1/IO77RSB0 F10 IC D20 NC F12 IC D19 GND F11 IC D22 NC F14 IC E1 IO219NDB3 F15 GBC E2 NC F14 IC	D3	NC	E17	IC		
D6 GAA1/JO01RSB0 E20 D7 GAB0/IO02RSB0 E21 D8 IO16RSB0 E22 IO D9 IO22RSB0 F1 IO D10 IO28RSB0 F2 IO D11 IO35RSB0 F3 IO D12 IO45RSB0 F4 IO D13 IO50RSB0 F5 IO D14 IO55RSB0 F6 IO D15 IO61RSB0 F7 IO D16 GBB1/IO75RSB0 F8 GAC D17 GBA0/IO76RSB0 F9 GAC D18 GBA1/IO77RSB0 F11 IO D19 GND F11 IO D20 NC F13 IO D11 IO219NDB3 F15 GBC E2 NC F14 IO E3 GND F17 IO E4 GAB2/IO224PDB3 F18 IO E4 GAB1/IO3RSB0<	D4	GND	E18	GBA		
D7 GAB0/IO02RSB0 E21 D8 IO16RSB0 E22 IO D9 IO22RSB0 F1 IO D10 IO28RSB0 F2 IO D11 IO35RSB0 F3 IO D12 IO45RSB0 F4 IO D13 IO50RSB0 F5 IO D14 IO55RSB0 F6 IO D15 IO61RSB0 F8 GAC D16 GBB1/IO75RSB0 F8 GAC D17 GBA0/IO76RSB0 F9 GAC D18 GBA1/IO77RSB0 F11 IO D20 NC F13 IO D21 NC F13 IO D22 NC F14 IO E1 IO219NDB3 F15 GBC E2 NC F14 IO E3 GND F17 IO E4 GAB2/IO224PDB3 F18 IO E4 GAB1	D5	GAA0/IO00RSB0	E19	IC		
D8 IO16RSB0 E22 IO D9 IO22RSB0 F1 IO D10 IO28RSB0 F2 IO D11 IO35RSB0 F3 IO D12 IO45RSB0 F3 IO D13 IO50RSB0 F5 IO D14 IO55RSB0 F5 IO D15 IO61RSB0 F7 IO D16 GBB1/IO75RSB0 F8 GAC D17 GBA0/IO76RSB0 F9 GAC D19 GND F11 IO D20 NC F12 IO D21 NC F13 IO D21 NC F13 IO D22 NC F14 IO E1 IO219NDB3 F15 GBC E2 NC F16 IO E3 GND F17 IO E4 GAB2/IO224PDB3 F18 IO E3 GAB1/	D6	GAA1/IO01RSB0	E20			
D9 IO22RSB0 F1 D10 IO28RSB0 F2 IO D11 IO35RSB0 F3 IO D12 IO45RSB0 F4 IO D13 IO50RSB0 F5 IO D14 IO55RSB0 F6 IO D15 IO61RSB0 F7 IO D16 GBB1/IO75RSB0 F8 GAC D17 GBA0/IO76RSB0 F9 GAC D18 GBA1/IO77RSB0 F10 IO D20 NC F13 IO D21 NC F13 IO D20 NC F14 IO D21 NC F13 IO D22 NC F14 IO E1 IO219NDB3 F15 GBC E2 NC F16 IO E3 GND F17 IO E4 GAB2/IO224PDB3 F18 IO E3 IO17RSB0	D7	GAB0/IO02RSB0	E21			
D10 IO28RSB0 F2 IC D11 IO35RSB0 F3 IO D12 IO45RSB0 F4 IO D13 IO50RSB0 F4 IO D14 IO55RSB0 F6 IO D15 IO61RSB0 F7 IO D16 GBB1/IO75RSB0 F8 GAC D17 GBA0/IO76RSB0 F9 GAC D18 GBA1/IO77RSB0 F10 IO D20 NC F12 IO D21 NC F13 IO D20 NC F13 IO D21 NC F13 IO D22 NC F14 IO E1 IO219NDB3 F15 GBC E1 IO219NDB3 F16 IO E3 GND F17 IO E4 GAB2/IO224PDB3 F18 IO E5 GAA2/IO225PDB3 F19 IO E4 <td>D8</td> <td>IO16RSB0</td> <td>E22</td> <td>IC</td>	D8	IO16RSB0	E22	IC		
D11 IO35RSB0 F3 IO D12 IO45RSB0 F4 IO D13 IO50RSB0 F5 IO D14 IO55RSB0 F6 IO D15 IO61RSB0 F7 IO D16 GBB1/IO75RSB0 F8 GAC D17 GBA0/IO76RSB0 F9 GAC D18 GBA1/IO77RSB0 F10 IO D20 NC F12 IO D21 NC F13 IO D22 NC F14 IO D21 NC F13 IO D22 NC F14 IO D21 NC F13 IO D22 NC F14 IO E3 GND F15 GBC E4 GAB2/IO224PDB3 F18 IO E4 GAB1/IO03RSB0 F21 IO E4 GAB1/IO03RSB0 F21 IO E8	D9	IO22RSB0	F1			
D12 IO45RSB0 F4 IO D13 IO50RSB0 F5 IO D14 IO55RSB0 F6 IO D15 IO61RSB0 F7 IO D16 GBB1/IO75RSB0 F8 GAC D17 GBA0/IO76RSB0 F9 GAC D18 GBA1/IO77RSB0 F10 IO D19 GND F11 IO D20 NC F13 IO D21 NC F13 IO D21 NC F14 IO D21 NC F13 IO D22 NC F14 IO E1 IO219NDB3 F15 GBC E2 NC F16 IO E3 GND F17 IO E4 GAB2/IO224PDB3 F18 IO E5 GAA2/IO225PDB3 F19 IO E4 GAB1/IOO3RSB0 F21 IO E5	D10	IO28RSB0	F2	IO		
D13 IO50RSB0 F5 IO D14 IO55RSB0 F6 F6 F7 IO D15 IO61RSB0 F7 IO F7 IO D16 GBB1/IO75RSB0 F8 GAC F7 IO D17 GBA0/IO76RSB0 F9 GAC F10 IO GAC D18 GBA1/IO77RSB0 F11 IO IO GAC D19 GND F11 IO IO<	D11	IO35RSB0	F3	102		
D14 IO55RSB0 F6 D15 IO61RSB0 F7 IO D16 GBB1/IO75RSB0 F8 GAC D17 GBA0/IO76RSB0 F9 GAC D18 GBA1/IO77RSB0 F10 IO D19 GND F11 IO D20 NC F13 IO D21 NC F13 IO D21 NC F14 IO D21 NC F14 IO D22 NC F14 IO E1 IO219NDB3 F15 GBC E3 GND F17 IO E4 GAB2/IO224PDB3 F18 IO E5 GAA2/IO225PDB3 F19 IO E6 GNDQ F21 IO E7 GAB1/IO03RSB0 F22 IO E9 IO21RSB0 G1 IO E10 IO27RSB0 G3 IO	D12	IO45RSB0	F4	IO		
D15 IO61RSB0 F7 IO D16 GBB1/IO75RSB0 F8 GAC D17 GBA0/IO76RSB0 F9 GAC D18 GBA1/IO77RSB0 F10 IO D19 GND F11 IO D20 NC F12 IO D21 NC F13 IO D22 NC F14 IO D22 NC F16 IO E1 IO219NDB3 F15 GBC E2 NC F16 IO E3 GND F17 IO E4 GAB2/IO224PDB3 F18 IO E5 GAA2/IO225PDB3 F19 IO E6 GNDQ F20 IO E7 GAB1/IO03RSB0 F21 IO E8 IO17RSB0 F22 IO E10 IO27RSB0 G2 IO E11 IO34RSB0 G3 IO	D13	IO50RSB0	F5	102		
D16 GBB1/IO75RSB0 F8 GAC D17 GBA0/IO76RSB0 F9 GAC D18 GBA1/IO77RSB0 F10 00 D19 GND F11 00 D20 NC F12 00 D21 NC F13 00 D21 NC F14 00 D22 NC F16 00 E1 IO219NDB3 F15 GBC E2 NC F16 00 E3 GND F17 00 E4 GAA2/IO225PDB3 F18 100 E5 GAA2/IO225PDB3 F19 100 E4 IO17RSB0 F20 10 E6 GNDQ F20 10 E8 IO17RSB0 F22 10 E10 IO27RSB0 G1 IO0 E11 IO34RSB0 G3 IO	D14	IO55RSB0	F6			
D17 GBA0/IO76RSB0 F9 GAC D18 GBA1/IO77RSB0 F10 IC D19 GND F11 IC D20 NC F12 IC D21 NC F13 IC D22 NC F14 IC D21 NC F15 GBC D22 NC F16 IC E1 IO219NDB3 F15 GBC E2 NC F16 IC E3 GND F17 IC E4 GAB2/IO224PDB3 F18 IC E5 GAA2/IO225PDB3 F19 IC E6 GNDQ F20 IC E8 IO17RSB0 F22 IC E9 IO21RSB0 G1 IO E10 IO27RSB0 G3 IC	D15	IO61RSB0	F7	IC		
D18 GBA1/IO77RSB0 F10 IC D19 GND F11 IC D20 NC F12 IC D21 NC F13 IC D22 NC F14 IC D21 IO219NDB3 F15 GBC E1 IO219NDB3 F15 GBC E2 NC F16 IC E3 GND F17 IC E4 GAB2/IO224PDB3 F18 IC E5 GAA2/IO225PDB3 F19 IC E6 GNDQ F20 IC E7 GAB1/IO03RSB0 F21 IC E8 IO17RSB0 F22 IC E10 IO27RSB0 G1 IO E11 IO34RSB0 G3 IC	D16	GBB1/IO75RSB0	F8	GAC		
D19 GND F11 IC D20 NC F12 IC D21 NC F13 IC D22 NC F14 IC E1 IO219NDB3 F15 GBC E2 NC F16 IC E3 GND F17 IC E4 GAB2/IO224PDB3 F18 IC E5 GAA2/IO225PDB3 F19 IC E6 GNDQ F20 IC E8 IO17RSB0 F22 IC E9 IO21RSB0 G1 IO E10 IO27RSB0 G3 IC	D17	GBA0/IO76RSB0	F9	GAC		
D20 NC F12 IC D21 NC F13 IC D22 NC F14 IC E1 IO219NDB3 F15 GBC E2 NC F16 IC E3 GND F17 IC E4 GAB2/IO224PDB3 F18 IC E5 GAA2/IO225PDB3 F19 IC E6 GNDQ F20 IC E7 GAB1/IO03RSB0 F21 IC E8 IO17RSB0 F22 IC E10 IO27RSB0 G1 IO E11 IO34RSB0 G3 IC	D18	GBA1/IO77RSB0	F10	IC		
D21 NC F13 IC D22 NC F14 IC E1 IO219NDB3 F15 GBC E2 NC F16 IC E3 GND F17 IC E4 GAB2/IO224PDB3 F18 IC E5 GAA2/IO225PDB3 F19 IC E6 GNDQ F20 IC E7 GAB1/IO03RSB0 F21 IC E8 IO17RSB0 F22 IC E10 IO27RSB0 G2 IC E11 IO34RSB0 G3 IC	D19	GND	F11	IC		
D22 NC F14 IC E1 IO219NDB3 F15 GBC E2 NC F16 IC E3 GND F17 IC E4 GAB2/IO224PDB3 F18 IC E5 GAA2/IO225PDB3 F19 IC E6 GNDQ F20 IC E7 GAB1/IO03RSB0 F21 IC E8 IO17RSB0 F22 IC E10 IO27RSB0 G1 IO E11 IO34RSB0 G3 IC	D20	NC	F12	IC		
E1 IO219NDB3 F15 GBC E2 NC F16 IC E3 GND F17 IC E4 GAB2/IO224PDB3 F18 IC E5 GAA2/IO225PDB3 F19 IC E6 GNDQ F20 IC E7 GAB1/IO03RSB0 F21 IC E8 IO17RSB0 F22 IC E9 IO21RSB0 G1 IO E10 IO27RSB0 G3 IC	D21	NC	F13	IC		
E2 NC F16 IC E3 GND F17 F17 </td <td>D22</td> <td>NC</td> <td>F14</td> <td>IC</td>	D22	NC	F14	IC		
E3 GND F17 E4 GAB2/IO224PDB3 F18 IO E5 GAA2/IO225PDB3 F19 IO E6 GNDQ F20 IO E7 GAB1/IO03RSB0 F21 IO E8 IO17RSB0 F22 IO E9 IO21RSB0 G1 IO E10 IO27RSB0 G3 IO	E1	IO219NDB3	F15	GBC		
E4 GAB2/IO224PDB3 F18 IC E5 GAA2/IO225PDB3 F19 IC E6 GNDQ F20 IC E7 GAB1/IO03RSB0 F21 IC E8 IO17RSB0 F22 IC E9 IO21RSB0 G1 IO E10 IO27RSB0 G3 IC	E2	NC	F16	IC		
E5 GAA2/IO225PDB3 F19 IC E6 GNDQ F20 IC E7 GAB1/IO03RSB0 F21 IC E8 IO17RSB0 F22 IC E9 IO21RSB0 G1 IO E10 IO27RSB0 G2 IC E11 IO34RSB0 G3 IC	E3	GND	F17			
E6 GNDQ F20 I0 E7 GAB1/IO03RSB0 F21 I0 E8 IO17RSB0 F22 I0 E9 IO21RSB0 G1 IO E10 IO27RSB0 G2 IC E11 IO34RSB0 G3 G3	E4	GAB2/IO224PDB3	F18	IC		
E7 GAB1/IO03RSB0 F21 E8 IO17RSB0 F22 IO E9 IO21RSB0 G1 IO E10 IO27RSB0 G2 IO E11 IO34RSB0 G3 G3	E5	GAA2/IO225PDB3	F19	IC		
E8 IO17RSB0 F22 IO E9 IO21RSB0 G1 IO E10 IO27RSB0 G2 IO E11 IO34RSB0 G3 G3	E6	GNDQ	F20	IC		
E9 IO21RSB0 G1 IO E10 IO27RSB0 G2 IC E11 IO34RSB0 G3 G3	E7	GAB1/IO03RSB0	F21			
E10 IO27RSB0 G2 IC E11 IO34RSB0 G3 G3	E8	IO17RSB0	F22	IO		
E11 IO34RSB0 G3	E9	IO21RSB0	G1	IO		
	E10	IO27RSB0	G2	IO		
E12 IO44RSB0 G4 IO	E11	IO34RSB0	G3			
	E12	IO44RSB0	G4	102		

in FBGA*	484-Pin FBGA*		
A3P1000 Function	Pin Number	A3P1000 Function	
IO51RSB0	G5	IO222PDB3	
IO57RSB0	G6	GAC2/IO223PDB3	
GBC1/IO73RSB0	G7	IO223NDB3	
GBB0/IO74RSB0	G8	GNDQ	
IO71RSB0	G9	IO23RSB0	
GBA2/IO78PDB1	G10	IO29RSB0	
IO81PDB1	G11	IO33RSB0	
GND	G12	IO46RSB0	
NC	G13	IO52RSB0	
IO84PDB1	G14	IO60RSB0	
NC	G15	GNDQ	
IO215PDB3	G16	IO80NDB1	
IO215NDB3	G17	GBB2/IO79PDB1	
IO224NDB3	G18	IO79NDB1	
IO225NDB3	G19	IO82NPB1	
VMV3	G20	IO85PDB1	
IO11RSB0	G21	IO85NDB1	
GAC0/IO04RSB0	G22	NC	
GAC1/IO05RSB0	H1	NC	
IO25RSB0	H2	NC	
IO36RSB0	H3	V _{CC}	
IO42RSB0	H4	IO217PDB3	
IO49RSB0	H5	IO218PDB3	
IO56RSB0	H6	IO221NDB3	
GBC0/IO72RSB0	H7	IO221PDB3	
IO62RSB0	H8	VMV0	
VMV0	Н9	V _{CCI} B0	
IO78NDB1	H10	V _{CCI} B0	
IO81NDB1	H11	IO38RSB0	
IO82PPB1	H12	IO47RSB0	
NC	H13	V _{CCI} B0	
IO84NDB1	H14	V _{CCI} B0	
IO214NDB3	H15	VMV1	
IO214PDB3	H16	GBC2/IO80PDB1	
NC	H17	IO83PPB1	
IO222NDB3	H18	IO86PPB1	
2-46.			

ProASIC3 Flash Family FPGAs		

484-	Pin FBGA*	4
Pin Number	A3P1000 Function	Pin Numb
H19	IO87PDB1	K11
H20	V _{CC}	K12
H21	NC	K13
H22	NC	K14
J1	IO212NDB3	K15
J2	IO212PDB3	K16
J3	NC	K17
J4	IO217NDB3	K18
J5	IO218NDB3	K19
J6	IO216PDB3	K20
J7	IO216NDB3	K21
J8	V _{CCI} B3	K22
J9	GND	L1
J10	V _{CC}	L2
J11	V _{CC}	L3
J12	V _{CC}	L4
J13	V _{CC}	L5
J14	GND	L6
J15	V _{CCI} B1	L7
J16	IO83NPB1	L8
J17	IO86NPB1	L9
J18	IO90PPB1	L10
J19	IO87NDB1	L11
J20	NC	L12
J21	IO89PDB1	L13
J22	IO89NDB1	L14
K1	IO211PDB3	L15
K2	IO211NDB3	L16
К3	NC	L17
K4	IO210PPB3	L18
K5	IO213NDB3	L19
K6	IO213PDB3	L20
K7	GFC1/IO209PPB3	L21
K8	V _{CCI} B3	L22
K9	V _{CC}	M1
K10	GND	M2

484-	Pin FBGA*	
Pin Number A3P1000 Function		
K11	GND	
K12	GND	
K13	GND	
K14	V _{CC}	
K15	V _{CCI} B1	
K16	GCC1/IO91PPB1	
K17	IO90NPB1	
K18	IO88PDB1	
K19	IO88NDB1	
K20	IO94NPB1	
K21	IO98NDB1	
K22	IO98PDB1	
L1	NC	
L2	IO200PDB3	
L3	IO210NPB3	
L4	GFB0/IO208NPB3	
L5	GFA0/IO207NDB3	
L6	GFB1/IO208PPB3	
L7	V _{COMPLF}	
L8	GFC0/IO209NPB3	
L9	V _{CC}	
L10	GND	
L11	GND	
L12	GND	
L13	GND	
L14	V _{CC}	
L15	GCC0/IO91NPB1	
L16	GCB1/IO92PPB1	
L17	GCA0/IO93NPB1	
L18	IO96NPB1	
L19	GCB0/IO92NPB1	
L20	IO97PDB1	
L21	IO97NDB1	
L22	IO99NPB1	
M1	NC	
M2	IO200NDB3	

484-Pin FBGA*			
Pin Number A3P1000 Function			
M3	IO206NDB3		
M4	GFA2/IO206PDB3		
M5	GFA1/IO207PDB3		
M6	V _{CCPLF}		
M7	IO205NDB3		
M8	GFB2/IO205PDB3		
M9	V _{CC}		
M10	GND		
M11	GND		
M12	GND		
M13	GND		
M14	V _{CC}		
M15	GCB2/IO95PPB1		
M16	GCA1/IO93PPB1		
M17	GCC2/IO96PPB1		
M18	IO100PPB1		
M19	GCA2/IO94PPB1		
M20	IO101PPB1		
M21	IO99PPB1		
M22 NC			
N1	IO201NDB3		
N2	IO201PDB3		
N3	NC		
N4	GFC2/IO204PDB3		
N5	IO204NDB3		
N6	IO203NDB3		
N7	IO203PDB3		
N8	V _{CCI} B3		
N9	V _{CC}		
N10	GND		
N11	GND		
N12	GND		
N13	GND		
N14	V _{CC}		
N15	V _{CCI} B1		
N16	IO95NPB1		

Pin	484-1	Pin FBGA*	484-1
A	Pin Number	A3P1000 Function	Pin Number
	R9	IO100NPB1	N17
	R10	IO102NDB1	N18
	R11	IO102PDB1	N19
	R12	NC	N20
	R13	IO101NPB1	N21
	R14	IO103PDB1	N22
	R15	NC	P1
	R16	IO199PDB3	P2
	R17	IO199NDB3	РЗ
	R18	IO202NDB3	P4
	R19	IO202PDB3	Р5
	R20	IO196PPB3	P6
	R21	IO193PPB3	P7
	R22	V _{CCI} B3	P8
	T1	GND	Р9
	T2	V _{CC}	P10
	T3	V _{CC}	P11
	T4	V _{CC}	P12
	T5	V _{CC}	P13
	T6	GND	P14
	Τ7	V _{CCI} B1	P15
	T8	GDB0/IO112NPB1	P16
	Т9	IO106NDB1	P17
	T10	IO106PDB1	P18
	T11	IO107PDB1	P19
	T12	NC	P20
	T13	IO104PDB1	P21
	T14	IO103NDB1	P22
	T15	NC	R1
	T16	IO197PPB3	R2
	T17	V _{CC}	R3
(T18	IO197NPB3	R4
	T19	IO196NPB3	R5
	T20	IO193NPB3	R6
	T21	GEC0/IO190NPB3	R7
	T22	VMV3	R8

n FBGA* **3P1000 Function** V_{CCI}B2 V_{CCI}B2 IO147RSB2 IO136RSB2 V_{CCI}B2 V_{CCI}B2 VMV2 IO110NDB1 GDB1/IO112PPB1 GDC1/IO111PDB1 IO107NDB1 $\mathsf{V}_{\mathsf{C}\mathsf{C}}$ IO104NDB1 IO105PDB1 IO198PDB3 IO198NDB3 NC IO194PPB3 IO192PPB3 GEC1/IO190PPB3 IO192NPB3 GNDQ GEA2/IO187RSB2 IO161RSB2 IO155RSB2 IO141RSB2 IO129RSB2 IO124RSB2 GNDQ IO110PDB1 V_{JTAG} GDC0/IO111NDB1 GDA1/IO113PDB1 NC IO108PDB1 IO105NDB1

484-Pin FBGA*			
Pin Number A3P1000 Function			
U1	IO195PDB3		
U2	IO195NDB3		
U3	IO194NPB3		
U4	GEB1/IO189PDB3		
U5	GEB0/IO189NDB3		
U6	VMV2		
U7	IO179RSB2		
U8	IO171RSB2		
U9	IO165RSB2		
U10	IO159RSB2		
U11	IO151RSB2		
U12	IO137RSB2		
U13	IO134RSB2		
U14	IO128RSB2		
U15	VMV1		
U16	TCK		
U17	V _{PUMP}		
U18 TRST			
U19	GDA0/IO113NDB1		
U20	NC		
U21	IO108NDB1		
U22	IO109PDB1		
V1	NC		
V2	NC		
V3	GND		
V4	GEA1/IO188PDB3		
V5	GEA0/IO188NDB3		
V6	IO184RSB2		
V7	GEC2/IO185RSB2		
V8	IO168RSB2		
V9	IO163RSB2		
V10	IO157RSB2		
V11	IO149RSB2		
V12	IO143RSB2		
V13	IO138RSB2		
V14	IO131RSB2		



484-Pin FBGA*		
Pin Number A3P1000 Function		
V15	IO125RSB2	
V16	GDB2/IO115RSB2	
V17	TDI	
V18 GNDQ		
V19	TDO	
V20	GND	
V21	NC	
V22	IO109NDB1	
W1	NC	
W2	IO191PDB3	
W3	NC	
W4	GND	
W5	IO183RSB2	
W6	GEB2/IO186RSB2	
W7	IO172RSB2	
W8	IO170RSB2	
W9	IO164RSB2	
W10	IO158RSB2	
W11	IO153RSB2	
W12	IO142RSB2	
W13	IO135RSB2	
W14	IO130RSB2	
W15	GDC2/IO116RSB2	
W16	IO120RSB2	
W17	GDA2/IO114RSB2	
W18	TMS	
W19	GND	
W20	NC	
W21	NC	
W22	NC	
Y1	V _{CCI} B3	
Y2	IO191NDB3	
Y3	NC	
Y4	IO182RSB2	
Y5	GND	
Y6	IO177RSB2	

484-Pin FBGA*			
Pin Number	A3P1000 Function		
Y7	IO174RSB2		
Y8	V _{CC}		
Y9	V _{CC}		
Y10	IO154RSB2		
Y11	IO148RSB2		
Y12	IO140RSB2		
Y13	NC		
Y14	V _{CC}		
Y15	V _{CC}		
Y16 NC			
Y17	NC		
Y18	GND		
Y19	NC		
Y20	NC		
Y21	NC		
Y22	V _{CCI} B1		



Datasheet Information

List of Changes

The following table lists critical changes that were made in the current version of the document.

Previous Version	Changes in Current Version (Advanced v0.6)	Page
Advanced v0.5	BLVDS and M-LVDS are new I/O standards added to the datasheet.	N/A
(January 2006)	The term flow-through was changed to pass-through.	N/A
	The Table 1 was updated to include the QN132.	i
	"I/Os Per Package1" was updated with the QN132. The footnotes were also updated. The A3P400-FG144 I/O count was updated.	ii
	"ProASIC3 Ordering Information" was updated with the QN132.	iii
	"Temperature Grade Offerings" was updated with the QN132.	iv
	The "I/Os with Advanced I/O Standards" section was updated to include I/O bank information.	1-5
	Figure 2-7 • Efficient Long-Line Resources was updated.	2-7
	The footnotes in Figure 2-15 • Clock Input Sources Including CLKBUF, CLKBUF_LVDS/LVPECL, and CLKINT were updated.	2-16
	The Delay Increments in the Programmable Delay Blocks specification in Table 2-4 • ProASIC3 CCC/PLL Specification was updated.	2-18
	The "SRAM and FIFO" section was updated.	2-21
	The "RESET" section was updated.	2-24
	The "WCLK and RCLK" section was updated.	2-25
	The "RESET" section was updated.	2-25
	The "RESET" section was updated.	2-26
	The "Introduction" of the "Advanced I/Os" section was updated.	2-27
	The "I/O Banks" section is new. This section explains the following types of I/Os: Advanced Standard+ Standard Table 2-13 • ProASIC3 Bank Types Definition and Differences is new. This table describes the standards listed above.	2-29
	Table 2-14 • I/O Features was updated.	2-30
	The "Double Data Rate (DDR) Support" section was updated to include information concerning implementation of the feature.	2-32
	The "Electrostatic Discharge (ESD) Protection" section was updated to include testing information.	2-35
	The notes in Table 2-17 • I/O Hot-Swap and 5 V Input Tolerance Capabilities were updated.	2-35
	The "Simultaneous Switching Outputs and Printed Circuit Board Layout" section is new.	2-40
	A footnote was added to Table 2-15 • Maximum I/O Frequency for Single-Ended and Differential I/Os in All Banks (maximum drive strength and high slew selected).	2-30
	Table 2-19 • I/O Attributes vs. I/O Standard Applications was updated.	2-44

Previous Version	Changes in Current Version (Advanced v0.6)	Page
Advanced v0.5 (continued)	Table 2-21 • Output Drive (OUT_DRIVE) for Standard I/O Bank Type (A3P030 device) was updated.	2-45
	Table 2-22 • Output Drive for Standard+ I/O Bank Type was updated.	2-45
	Table 2-23 • Output Drive for Advanced I/O Bank Type was updated.	2-45
	The "x" was updated in the "User I/O Naming Convention".	2-46
	The "VCC Core Supply Voltage" pin description was updated.	2-48
	The "VMVx I/O Supply Voltage (quiet)" pin description was updated to include information concerning leaving the pin unconnected	2-48
	The "VJTAG JTAG Supply Voltage" pin description was updated.	2-48
	The "VPUMP Programming Supply Voltage" pin description was updated to include information on what happens when the pin is tied to ground.	2-48
	The "I/O User Input/Output" pin description was updated to include information on what happens when the pin is unused.	2-48
	The "JTAG Pins" description was updated to include information on what happens when the pin is unused.	2-49
	The "Programming" section was updated to include information concerning serialization.	2-50
	The "JTAG 1532" section was updated to include SAMPLE/PRELOAD information.	2-51
	The "DC and Switching Characteristics" chapter was updated with new information.	starting on page 3-1
	The A3P060 "100-Pin VQFP*" was updated.	4-3
	The A3P125 "100-Pin VQFP*" was updated.	4-4
	The A3P060 "144-Pin TQFP*" was updated.	4-7
	The A3P125 "144-Pin TQFP*" was updated.	4-9
	The A3P125 "208-Pin PQFP*" was updated.	4-12
	The A3P400 "208-Pin PQFP*" was updated.	4-16
	The A3P060 "144-Pin FBGA*" was updated.	4-23
	The A3P125 "144-Pin FBGA*" is new.	4-25
	The A3P400 "144-Pin FBGA*" is new.	4-29
	The A3P400 "256-Pin FBGA" was updated.	4-37
	The A3P1000 "256-Pin FBGA*" was updated.	4-43
	The A3P400 "484-Pin FBGA*" was updated.	4-47
	The A3P1000 "484-Pin FBGA*" was updated.	4-57
Advanced v0.4 November 2005	The "I/Os Per Package1" was updated for the following devices and packagesDevicePackageA3P250/M7ACP250VQ100A3P250/M7ACP250FG144A3P1000FG256	ii
Advanced v0.3	M7 device information is new.	
	The I/O counts in the "I/Os Per Package1" table were updated.	ii
	The "Security" section was updated to include information concerning M7 ProASIC3 AES support.	1-1
	In the "PLL and Clock Conditioning Circuitry (CCC)" section, the low jitter bullet was updated.	1-5

Previous Version	Changes in Current Version (Advanced v0.6)	Page
Advanced v0.3	Table 2-2 was updated to include the number of rows in each top or bottom spine.	2-10
(continued)	EXTFB was removed from Figure 2-14.	2-14
	The "PLL Macro" section was updated. EXTFB information was removed from this section.	2-15
	EXTFB was removed from Figure 2-17.	2-17
	The CCC Output Peak-to-Peak Period Jitter F _{CCC_OUT} was updated in Table 2-4.	2-18
	EXTFB was removed from Figure 2-19.	2-19
	The "Hot-Swap Support" section was updated.	2-35
	Table 2-15 was updated.	2-35
	The "Cold-Sparing Support" section was updated.	2-35
	The "Electrostatic Discharge (ESD) Protection" section was updated.	2-35
	The LVPECL specification in Table 2-17 was updated.	2-35
	In the Bank 1 area of Figure 2-36, VMV2 was changed to VMV1 and $V_{CCI}B2$ was changed to $V_{CCI}B1.$	2-46
	The "JTAG Pins" were updated.	2-49
	The V _{JTAG} and I/O pin descriptions were updated in the "Pin Descriptions" section	2-48
	The "128-Bit AES Decryption" section was updated to include M7 device information.	2-50
	Table 3-6 was updated.	3-4
	Table 3-7 was updated.	3-5
	In Table 3-11 PAC4 was updated.	3-7
	Table 3-17 was updated.	3-15
	The note in Table 3-28 was updated.	3-21
	All Timing Characteristic tables were updated from LVTTL to Register Delays.	3-24 to 3-60
	The Timing Characteristics for RAM4K9, RAM512X18, and FIFO were updated.	3-70 to 3-74
	The data for F _{TCKMAX} was updated in Table 3-88.	3-76
Advanced v0.2	The A3P1000 table was updated in the "208-Pin PQFP*".	4-20
	The A3P1000 table was updated in the "144-Pin FBGA*".	4-31
	The A3P1000 table was updated in the "256-Pin FBGA*".	4-43
	The A3P1000 table was updated in the "484-Pin FBGA*".	4-53
	The "I/Os Per Package1" table was updated.	ii
	The "Live at Power-Up" is new.	1-2
	Figure 2-5 was updated.	2-5
	The "Clock Resources (VersaNets)" was updated.	2-9
	The "VersaNet Global Networks and Spine Access" was updated.	2-10
	The "PLL Macro" was updated.	2-15
	Figure 2-17 was updated.	2-17
	Figure 2-19 was updated.	2-19
	Table 2-6 was updated.	2-24
	Table 2-7 was updated.	2-24
	The "FIFO Flag Usage Considerations" was updated.	2-29

Previous Version	Changes in Current Version (Advanced v0.6)	Page
Advanced v0.2	Table 2-14 was updated.	2-30
(continued)	Figure 2-23 was updated.	2-31
	The "Cold-Sparing Support" is new.	2-35
	Table 2-17 was updated.	2-35
	Table 2-19 was updated.	2-44
	The "User I/O Naming Convention" was updated.	2-46
	Pin descriptions in the "JTAG Pins" section on page 2-49 were updated.	2-48
	Table 3-7 was updated.	3-5
	The "Methodology" section was updated.	3-8
	Table 3-34 and Table 3-35 were updated.	3-23
	The A3P250 "100-Pin VQFP*" pin table was updated.	4-5
	The A3P250 "208-Pin PQFP*" pin table was updated.	4-16
	The A3P250 "144-Pin FBGA*" pin table was updated.	4-25
	The A3P250 "256-Pin FBGA*" pin table was updated.	4-28



Datasheet Categories

In order to provide the latest information to designers, some datasheets are published before data has been fully characterized. Datasheets are designated as "Product Brief," "Advanced," "Production," and "Web-only." The definition of these categories are as follows:

Product Brief

The product brief is a summarized version of a advanced datasheet (advanced or production) containing general product information. This brief gives an overview of specific device and family information.

Advanced

This datasheet version contains initial estimated information based on simulation, other products, devices, or speed grades. This information can be used as estimates, but not for production.

Datasheet Supplement

The datasheet supplement gives specific device information for a derivative family that differs from the general family datasheet. The supplement is to be used in conjunction with the datasheet to obtain more detailed information and for specifications that do not differ between the two families.

Unmarked (production)

This datasheet version contains information that is considered to be final.

Export Administration Regulations (EAR)

The products described in this datasheet are subject to the Export Administration Regulations (EAR). They could require an approved export license prior to export from the United States. An export includes release of product or disclosure of technology to a foreign national inside or outside the United States.

Actel and the Actel logo are registered trademarks of Actel Corporation. All other trademarks are the property of their owners.



http://www.actel.com

Actel Corporation

Actel Europe Ltd.

2061 Stierlin Court Mountain View, CA 94043-4655 USA **Phone** 650.318.4200 **Fax** 650.318.4600

Dunlop House, Riverside Way Camberley, Surrey GU15 3YL United Kingdom **Phone** +44 (0) 1276 401 450 **Fax** +44 (0) 1276 401 490 Actel Japan www.jp.actel.com EXOS Ebisu Bldg. 4F 1-24-14 Ebisu Shibuya-ku Tokyo 150 Japan Phone +81.03.3445.7671 Fax +81.03.3445.7668 Actel Hong Kong www.actel.com.cn

Suite 2114, Two Pacific Place 88 Queensway, Admiralty Hong Kong **Phone** +852 2185 6460 **Fax** +852 2185 6488